@@ -68,8 +68,8 @@ typedef struct
68
68
* | | |1110 = 3 CK cycles.
69
69
* | | |1111 = 4 CK cycles.
70
70
* | | |Others = Reserved.
71
- * | | |Note: This field must be set to the same value as “ I
72
- * | | |initial Latency in HyperRAM’s Configuration Register 0.
71
+ * | | |Note: This field must be set to the same value as I
72
+ * | | |initial Latency in HyperRAMs Configuration Register 0.
73
73
* |[7:6] |CSH |Chip Select Hold Time After CK Falling Edge
74
74
* | | |This field indicates the hold time between the last CK falling edge and chip select
75
75
* | | |00 = 0.5 HCLK cycles.
@@ -84,14 +84,14 @@ typedef struct
84
84
* | | |0011 = 4 HCLK cycles.
85
85
* | | |...
86
86
* | | |1111 = 16 HCLK cycles.
87
- * | | |Note : This field must meet the HyperRAM device’s specification of tCSHI.
87
+ * | | |Note : This field must meet the HyperRAM devices specification of tCSHI.
88
88
* |[13:12] |BGSIZE |Burst Group Size
89
89
* | | |This field indicates the burst length on the Hyper Bus transaction
90
90
* | | |00 = 128 Bytes.
91
91
* | | |01 = 64 Bytes.
92
92
* | | |10 = 16 Bytes.
93
93
* | | |11 = 32 Bytes.
94
- * | | |Note : This field must be set to the same value as “ Burst Length” in HyperRAM’s Configuration Regsiter 0.
94
+ * | | |Note : This field must be set to the same value as Burst Length in HyperRAMs Configuration Regsiter 0.
95
95
* |[14] |ENDIAN |Endian Condition on the Hyper Bus Data Pipe
96
96
* | | |0 = Little-Endian.
97
97
* | | | Byte A = Bits[7:0] of a 16-Bit ..........word
0 commit comments