@@ -2014,6 +2014,32 @@ TARGET_BUILTIN(__builtin_ia32_vfmaddsh3_maskz, "V8xV8xV8xV8xUcIi", "ncV:128:", "
2014
2014
TARGET_BUILTIN(__builtin_ia32_vfmaddsh3_mask3, " V8xV8xV8xV8xUcIi" , " ncV:128:" , " avx512fp16" )
2015
2015
TARGET_BUILTIN(__builtin_ia32_vfmsubsh3_mask3, " V8xV8xV8xV8xUcIi" , " ncV:128:" , " avx512fp16" )
2016
2016
2017
+ TARGET_BUILTIN(__builtin_ia32_vfmaddcph128_mask, " V4fV4fV4fV4fUc" , " ncV:128:" , " avx512fp16,avx512vl" )
2018
+ TARGET_BUILTIN(__builtin_ia32_vfmaddcph128_maskz, " V4fV4fV4fV4fUc" , " ncV:128:" , " avx512fp16,avx512vl" )
2019
+ TARGET_BUILTIN(__builtin_ia32_vfmaddcph256_mask, " V8fV8fV8fV8fUc" , " ncV:256:" , " avx512fp16,avx512vl" )
2020
+ TARGET_BUILTIN(__builtin_ia32_vfmaddcph256_maskz, " V8fV8fV8fV8fUc" , " ncV:256:" , " avx512fp16,avx512vl" )
2021
+ TARGET_BUILTIN(__builtin_ia32_vfmaddcph512_mask, " V16fV16fV16fV16fUsIi" , " ncV:512:" , " avx512fp16" )
2022
+ TARGET_BUILTIN(__builtin_ia32_vfmaddcph512_maskz, " V16fV16fV16fV16fUsIi" , " ncV:512:" , " avx512fp16" )
2023
+ TARGET_BUILTIN(__builtin_ia32_vfcmaddcph128_mask, " V4fV4fV4fV4fUc" , " ncV:128:" , " avx512fp16,avx512vl" )
2024
+ TARGET_BUILTIN(__builtin_ia32_vfcmaddcph128_maskz, " V4fV4fV4fV4fUc" , " ncV:128:" , " avx512fp16,avx512vl" )
2025
+ TARGET_BUILTIN(__builtin_ia32_vfcmaddcph256_mask, " V8fV8fV8fV8fUc" , " ncV:256:" , " avx512fp16,avx512vl" )
2026
+ TARGET_BUILTIN(__builtin_ia32_vfcmaddcph256_maskz, " V8fV8fV8fV8fUc" , " ncV:256:" , " avx512fp16,avx512vl" )
2027
+ TARGET_BUILTIN(__builtin_ia32_vfcmaddcph512_mask, " V16fV16fV16fV16fUsIi" , " ncV:512:" , " avx512fp16" )
2028
+ TARGET_BUILTIN(__builtin_ia32_vfcmaddcph512_maskz, " V16fV16fV16fV16fUsIi" , " ncV:512:" , " avx512fp16" )
2029
+ TARGET_BUILTIN(__builtin_ia32_vfmaddcsh_mask, " V4fV4fV4fV4fUcIi" , " ncV:128:" , " avx512fp16" )
2030
+ TARGET_BUILTIN(__builtin_ia32_vfmaddcsh_maskz, " V4fV4fV4fV4fUcIi" , " ncV:128:" , " avx512fp16" )
2031
+ TARGET_BUILTIN(__builtin_ia32_vfcmaddcsh_mask, " V4fV4fV4fV4fUcIi" , " ncV:128:" , " avx512fp16" )
2032
+ TARGET_BUILTIN(__builtin_ia32_vfcmaddcsh_maskz, " V4fV4fV4fV4fUcIi" , " ncV:128:" , " avx512fp16" )
2033
+
2034
+ TARGET_BUILTIN(__builtin_ia32_vfmulcsh_mask, " V4fV4fV4fV4fUcIi" , " ncV:128:" , " avx512fp16" )
2035
+ TARGET_BUILTIN(__builtin_ia32_vfcmulcsh_mask, " V4fV4fV4fV4fUcIi" , " ncV:128:" , " avx512fp16" )
2036
+ TARGET_BUILTIN(__builtin_ia32_vfmulcph128_mask, " V4fV4fV4fV4fUc" , " ncV:128:" , " avx512fp16,avx512vl" )
2037
+ TARGET_BUILTIN(__builtin_ia32_vfmulcph256_mask, " V8fV8fV8fV8fUc" , " ncV:256:" , " avx512fp16,avx512vl" )
2038
+ TARGET_BUILTIN(__builtin_ia32_vfmulcph512_mask, " V16fV16fV16fV16fUsIi" , " ncV:512:" , " avx512fp16" )
2039
+ TARGET_BUILTIN(__builtin_ia32_vfcmulcph128_mask, " V4fV4fV4fV4fUc" , " ncV:128:" , " avx512fp16,avx512vl" )
2040
+ TARGET_BUILTIN(__builtin_ia32_vfcmulcph256_mask, " V8fV8fV8fV8fUc" , " ncV:256:" , " avx512fp16,avx512vl" )
2041
+ TARGET_BUILTIN(__builtin_ia32_vfcmulcph512_mask, " V16fV16fV16fV16fUsIi" , " ncV:512:" , " avx512fp16" )
2042
+
2017
2043
// generic select intrinsics
2018
2044
TARGET_BUILTIN(__builtin_ia32_selectb_128, " V16cUsV16cV16c" , " ncV:128:" , " avx512bw,avx512vl" )
2019
2045
TARGET_BUILTIN(__builtin_ia32_selectb_256, " V32cUiV32cV32c" , " ncV:256:" , " avx512bw,avx512vl" )
0 commit comments