|
9 | 9 | */
|
10 | 10 |
|
11 | 11 | #include "drv_spi.h"
|
| 12 | +#include "drv_pinmux.h" |
12 | 13 |
|
13 | 14 | #define DBG_TAG "drv.spi"
|
14 | 15 | #define DBG_LVL DBG_INFO
|
@@ -209,11 +210,114 @@ const static struct rt_spi_ops drv_spi_ops =
|
209 | 210 | spixfer,
|
210 | 211 | };
|
211 | 212 |
|
| 213 | +#if defined(BOARD_TYPE_MILKV_DUO) || defined(BOARD_TYPE_MILKV_DUO_SPINOR) || defined(BOARD_TYPE_MILKV_DUO256M) || defined(BOARD_TYPE_MILKV_DUO256M_SPINOR) |
| 214 | + |
| 215 | +#ifdef BSP_USING_SPI0 |
| 216 | +static const char *pinname_whitelist_spi0_sck[] = { |
| 217 | + NULL, |
| 218 | +}; |
| 219 | +static const char *pinname_whitelist_spi0_sdo[] = { |
| 220 | + NULL, |
| 221 | +}; |
| 222 | +static const char *pinname_whitelist_spi0_sdi[] = { |
| 223 | + NULL, |
| 224 | +}; |
| 225 | +static const char *pinname_whitelist_spi0_cs[] = { |
| 226 | + NULL, |
| 227 | +}; |
| 228 | +#endif |
| 229 | + |
| 230 | +#ifdef BSP_USING_SPI1 |
| 231 | +static const char *pinname_whitelist_spi1_sck[] = { |
| 232 | + NULL, |
| 233 | +}; |
| 234 | +static const char *pinname_whitelist_spi1_sdo[] = { |
| 235 | + NULL, |
| 236 | +}; |
| 237 | +static const char *pinname_whitelist_spi1_sdi[] = { |
| 238 | + NULL, |
| 239 | +}; |
| 240 | +static const char *pinname_whitelist_spi1_cs[] = { |
| 241 | + NULL, |
| 242 | +}; |
| 243 | +#endif |
| 244 | + |
| 245 | +#ifdef BSP_USING_SPI2 |
| 246 | +static const char *pinname_whitelist_spi2_sck[] = { |
| 247 | + "SD1_CLK", |
| 248 | + NULL, |
| 249 | +}; |
| 250 | +static const char *pinname_whitelist_spi2_sdo[] = { |
| 251 | + "SD1_CMD", |
| 252 | + NULL, |
| 253 | +}; |
| 254 | +static const char *pinname_whitelist_spi2_sdi[] = { |
| 255 | + "SD1_D0", |
| 256 | + NULL, |
| 257 | +}; |
| 258 | +static const char *pinname_whitelist_spi2_cs[] = { |
| 259 | + "SD1_D3", |
| 260 | + NULL, |
| 261 | +}; |
| 262 | +#endif |
| 263 | + |
| 264 | +#ifdef BSP_USING_SPI3 |
| 265 | +static const char *pinname_whitelist_spi3_sck[] = { |
| 266 | + NULL, |
| 267 | +}; |
| 268 | +static const char *pinname_whitelist_spi3_sdo[] = { |
| 269 | + NULL, |
| 270 | +}; |
| 271 | +static const char *pinname_whitelist_spi3_sdi[] = { |
| 272 | + NULL, |
| 273 | +}; |
| 274 | +static const char *pinname_whitelist_spi3_cs[] = { |
| 275 | + NULL, |
| 276 | +}; |
| 277 | +#endif |
| 278 | + |
| 279 | +#else |
| 280 | + #error "Unsupported board type!" |
| 281 | +#endif |
| 282 | + |
| 283 | +static void rt_hw_spi_pinmux_config() |
| 284 | +{ |
| 285 | +#ifdef BSP_USING_SPI0 |
| 286 | + pinmux_config(BSP_SPI0_SCK_PINNAME, SPI0_SCK, pinname_whitelist_spi0_sck); |
| 287 | + pinmux_config(BSP_SPI0_SDO_PINNAME, SPI0_SDO, pinname_whitelist_spi0_sdo); |
| 288 | + pinmux_config(BSP_SPI0_SDI_PINNAME, SPI0_SDI, pinname_whitelist_spi0_sdi); |
| 289 | + pinmux_config(BSP_SPI0_CS_PINNAME, SPI0_CS_X, pinname_whitelist_spi0_cs); |
| 290 | +#endif /* BSP_USING_SPI0 */ |
| 291 | + |
| 292 | +#ifdef BSP_USING_SPI1 |
| 293 | + pinmux_config(BSP_SPI1_SCK_PINNAME, SPI1_SCK, pinname_whitelist_spi1_sck); |
| 294 | + pinmux_config(BSP_SPI1_SDO_PINNAME, SPI1_SDO, pinname_whitelist_spi1_sdo); |
| 295 | + pinmux_config(BSP_SPI1_SDI_PINNAME, SPI1_SDI, pinname_whitelist_spi1_sdi); |
| 296 | + pinmux_config(BSP_SPI1_CS_PINNAME, SPI1_CS_X, pinname_whitelist_spi1_cs); |
| 297 | +#endif /* BSP_USING_SPI1 */ |
| 298 | + |
| 299 | +#ifdef BSP_USING_SPI2 |
| 300 | + pinmux_config(BSP_SPI2_SCK_PINNAME, SPI2_SCK, pinname_whitelist_spi2_sck); |
| 301 | + pinmux_config(BSP_SPI2_SDO_PINNAME, SPI2_SDO, pinname_whitelist_spi2_sdo); |
| 302 | + pinmux_config(BSP_SPI2_SDI_PINNAME, SPI2_SDI, pinname_whitelist_spi2_sdi); |
| 303 | + pinmux_config(BSP_SPI2_CS_PINNAME, SPI2_CS_X, pinname_whitelist_spi2_cs); |
| 304 | +#endif /* BSP_USING_SPI2 */ |
| 305 | + |
| 306 | +#ifdef BSP_USING_SPI3 |
| 307 | + pinmux_config(BSP_SPI3_SCK_PINNAME, SPI3_SCK, pinname_whitelist_spi3_sck); |
| 308 | + pinmux_config(BSP_SPI3_SDO_PINNAME, SPI3_SDO, pinname_whitelist_spi3_sdo); |
| 309 | + pinmux_config(BSP_SPI3_SDI_PINNAME, SPI3_SDI, pinname_whitelist_spi3_sdi); |
| 310 | + pinmux_config(BSP_SPI3_CS_PINNAME, SPI3_CS_X, pinname_whitelist_spi3_cs); |
| 311 | +#endif /* BSP_USING_SPI3 */ |
| 312 | +} |
| 313 | + |
212 | 314 | int rt_hw_spi_init(void)
|
213 | 315 | {
|
214 | 316 | rt_err_t ret = RT_EOK;
|
215 | 317 | struct spi_regs *reg = NULL;
|
216 | 318 |
|
| 319 | + rt_hw_spi_pinmux_config(); |
| 320 | + |
217 | 321 | for (rt_size_t i = 0; i < sizeof(cv1800_spi_obj) / sizeof(struct cv1800_spi); i++) {
|
218 | 322 | /* set reg base addr */
|
219 | 323 | reg = get_spi_base(cv1800_spi_obj[i].spi_id);
|
|
0 commit comments