Skip to content
This repository was archived by the owner on Dec 22, 2021. It is now read-only.

Commit 270202c

Browse files
committed
Prefetch instructions
1 parent da4f63b commit 270202c

File tree

2 files changed

+12
-0
lines changed

2 files changed

+12
-0
lines changed

proposals/simd/BinarySIMD.md

+2
Original file line numberDiff line numberDiff line change
@@ -222,3 +222,5 @@ For example, `ImmLaneIdx16` is a byte with values in the range 0-15 (inclusive).
222222
| `i32x4.trunc_sat_f32x4_u` | `0xf9`| - |
223223
| `f32x4.convert_i32x4_s` | `0xfa`| - |
224224
| `f32x4.convert_i32x4_u` | `0xfb`| - |
225+
| `prefetch.t` | TBA | - |
226+
| `prefetch.nt` | TBA | - |

proposals/simd/SIMD.md

+10
Original file line numberDiff line numberDiff line change
@@ -1023,3 +1023,13 @@ def S.widen_low_T_u(a):
10231023
def S.widen_high_T_u(a):
10241024
return S.widen_high_T(Zext, a)
10251025
```
1026+
1027+
### Prefetch
1028+
1029+
* `prefetch.t(memarg)`
1030+
* `prefetch.nt(memarg)`
1031+
1032+
Prefetch memory location into lowest-level cache. Prefetch with temporal hint
1033+
(`prefetch.t`) should be used for data that will be used only once, and
1034+
prefetch with non-temporal (`prefetch.nt`) hint for data that will be reused
1035+
multiple times.

0 commit comments

Comments
 (0)