Skip to content
This repository was archived by the owner on Dec 22, 2021. It is now read-only.

Commit 6344234

Browse files
committed
Prefetch instructions
1 parent 723c967 commit 6344234

File tree

3 files changed

+17
-0
lines changed

3 files changed

+17
-0
lines changed

proposals/simd/BinarySIMD.md

+2
Original file line numberDiff line numberDiff line change
@@ -249,3 +249,5 @@ For example, `ImmLaneIdx16` is a byte with values in the range 0-15 (inclusive).
249249
| `v128.store16_lane` | `TBD`| m:memarg, i:ImmLaneIdx8 |
250250
| `v128.store32_lane` | `TBD`| m:memarg, i:ImmLaneIdx4 |
251251
| `v128.store64_lane` | `TBD`| m:memarg, i:ImmLaneIdx2 |
252+
| `prefetch.t` | `TBD`| - |
253+
| `prefetch.nt` | `TBD`| - |

proposals/simd/NewOpcodes.md

+5
Original file line numberDiff line numberDiff line change
@@ -130,3 +130,8 @@
130130
| i32x4.trunc_sat_f32x4_u | 0xf9 |
131131
| f32x4.convert_i32x4_s | 0xfa |
132132
| f32x4.convert_i32x4_u | 0xfb |
133+
134+
| Prefetch Op | opcode |
135+
| ------------| ------ |
136+
| prefetch.t | 0xfc |
137+
| prefetch.nt | 0xfd |

proposals/simd/SIMD.md

+10
Original file line numberDiff line numberDiff line change
@@ -1105,3 +1105,13 @@ def S.widen_low_T_u(a):
11051105
def S.widen_high_T_u(a):
11061106
return S.widen_high_T(Zext, a)
11071107
```
1108+
1109+
### Prefetch
1110+
1111+
* `prefetch.t(memarg)`
1112+
* `prefetch.nt(memarg)`
1113+
1114+
Prefetch memory location into lowest-level cache. Prefetch with temporal hint
1115+
(`prefetch.t`) should be used for data that will be used only once, and
1116+
prefetch with non-temporal (`prefetch.nt`) hint for data that will be reused
1117+
multiple times.

0 commit comments

Comments
 (0)