Skip to content

Commit db81a02

Browse files
committed
riscv64: Fix whitespace
1 parent 61cc569 commit db81a02

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

cranelift/codegen/src/isa/riscv64/lower.isle

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -462,7 +462,7 @@
462462
(alu_rrr (AluOPRRR.Sll) x (value_regs_get y 0)))
463463

464464
;; With `Zba` we have a shift that zero extends the LHS argument.
465-
(rule 3 (lower (has_type $I64(ishl (uextend x @ (value_type $I32)) (maybe_uextend (imm12_from_value y)))))
465+
(rule 3 (lower (has_type $I64 (ishl (uextend x @ (value_type $I32)) (maybe_uextend (imm12_from_value y)))))
466466
(if-let $true (has_zba))
467467
(alu_rr_imm12 (AluOPRRI.SlliUw) x y))
468468

0 commit comments

Comments
 (0)