@@ -643,16 +643,33 @@ constexpr std::pair<const int, oneapi_exp_arch> IntelGPUArchitectures[] = {
643
643
{0x0300c000 , oneapi_exp_arch::intel_gpu_adl_p},
644
644
{0x03010000 , oneapi_exp_arch::intel_gpu_adl_n},
645
645
{0x03028000 , oneapi_exp_arch::intel_gpu_dg1},
646
- {0x030dc008 , oneapi_exp_arch::intel_gpu_acm_g10},
647
- {0x030e0005 , oneapi_exp_arch::intel_gpu_acm_g11},
648
- {0x030e4000 , oneapi_exp_arch::intel_gpu_acm_g12},
649
- {0x030f0007 , oneapi_exp_arch::intel_gpu_pvc},
650
- {0x030f4007 , oneapi_exp_arch::intel_gpu_pvc_vg},
651
- {0x03118004 , oneapi_exp_arch::intel_gpu_mtl_u},
652
- {0x0311c004 , oneapi_exp_arch::intel_gpu_mtl_h},
653
- {0x03128004 , oneapi_exp_arch::intel_gpu_arl_h},
654
- {0x05004004 , oneapi_exp_arch::intel_gpu_bmg_g21},
655
- {0x05010004 , oneapi_exp_arch::intel_gpu_lnl_m},
646
+ {0x030dc000 , oneapi_exp_arch::intel_gpu_acm_g10}, // A0
647
+ {0x030dc001 , oneapi_exp_arch::intel_gpu_acm_g10}, // A1
648
+ {0x030dc004 , oneapi_exp_arch::intel_gpu_acm_g10}, // B0
649
+ {0x030dc008 , oneapi_exp_arch::intel_gpu_acm_g10}, // C0
650
+ {0x030e0000 , oneapi_exp_arch::intel_gpu_acm_g11}, // A0
651
+ {0x030e0004 , oneapi_exp_arch::intel_gpu_acm_g11}, // B0
652
+ {0x030e0005 , oneapi_exp_arch::intel_gpu_acm_g11}, // B1
653
+ {0x030e4000 , oneapi_exp_arch::intel_gpu_acm_g12}, // A0
654
+ {0x030f0000 , oneapi_exp_arch::intel_gpu_pvc}, // XL-A0
655
+ {0x030f0001 , oneapi_exp_arch::intel_gpu_pvc}, // XL-AOP
656
+ {0x030f0003 , oneapi_exp_arch::intel_gpu_pvc}, // XT-A0
657
+ {0x030f0005 , oneapi_exp_arch::intel_gpu_pvc}, // XT-B0
658
+ {0x030f0006 , oneapi_exp_arch::intel_gpu_pvc}, // XT-B1
659
+ {0x030f0007 , oneapi_exp_arch::intel_gpu_pvc}, // XT-C0
660
+ {0x030f4007 , oneapi_exp_arch::intel_gpu_pvc_vg}, // C0
661
+ {0x03118000 , oneapi_exp_arch::intel_gpu_mtl_u}, // A0
662
+ {0x03118004 , oneapi_exp_arch::intel_gpu_mtl_u}, // B0
663
+ {0x0311c000 , oneapi_exp_arch::intel_gpu_mtl_h}, // A0
664
+ {0x0311c004 , oneapi_exp_arch::intel_gpu_mtl_h}, // B0
665
+ {0x03128000 , oneapi_exp_arch::intel_gpu_arl_h}, // A0
666
+ {0x03128004 , oneapi_exp_arch::intel_gpu_arl_h}, // B0
667
+ {0x05004000 , oneapi_exp_arch::intel_gpu_bmg_g21}, // A0
668
+ {0x05004001 , oneapi_exp_arch::intel_gpu_bmg_g21}, // A1
669
+ {0x05004004 , oneapi_exp_arch::intel_gpu_bmg_g21}, // B0
670
+ {0x05010000 , oneapi_exp_arch::intel_gpu_lnl_m}, // A0
671
+ {0x05010001 , oneapi_exp_arch::intel_gpu_lnl_m}, // A1
672
+ {0x05010004 , oneapi_exp_arch::intel_gpu_lnl_m}, // B0
656
673
};
657
674
658
675
// Only for Intel CPU architectures
0 commit comments