You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: docs/project/glossary.md
+9-9
Original file line number
Diff line number
Diff line change
@@ -14,20 +14,20 @@ If you want to collect a large set of terms specific to a sub-field (such as GPU
14
14
### A
15
15
***AGX**: The internal name for Apple's GPU series.
16
16
***AIC**: Apple Interrupt Controller. Apple's custom ARM interrupt controller, because the standard GIC was too standard for Apple.
17
+
***AMX**: Apple Matrix eXtensions. A matrix coprocessor partially integrated into the ISA.
18
+
***ANE**: Apple Neural Engine. FP16 multiply-add unit.
17
19
***ANS**: NVME / storage coprocessor?
18
-
***AP**: Application Processor. The main CPU running most of the OS. Contrast to SEP.
19
20
***AOP**: Always On Processor. Apple SoC co-processor/DSP that that enables “Hey Siri,” feature on macOS among other things.
21
+
***AP**: Application Processor. The main CPU running most of the OS. Contrast to SEP.
20
22
***APFS**: Apple File System. Apple's new container and volume oriented "modern" filesystem, think ZFS and btrfs.
21
23
***APFS Container**: a physical partition on a disk that can itself contain multiple filesystems (volumes), all dynamically sharing space.
22
24
***APFS Snapshot**: a read-only copy-on-write snapshot of an APFS volume.
23
25
***APFS Volume**: a logical filesystem within an APFS container, that can be mounted on a directory.
26
+
***APR**: APR ProRes. Handles ProRes video encoding + decoding.
24
27
***APSC**: Automatic Power State Controller.
25
28
***ASC**: Possible generic name for Coprocessors? e.g. gfx-asc. Possibly Apple Silicon Coprocessor.
26
29
***AVD**: Apple Video Decoder.
27
30
***AVE**: Apple Video Encoder. Supports AVC and HEVC.
28
-
***ANE**: Apple Neural Engine. FP16 multiply-add unit.
29
-
***AMX**: Apple Matrix eXtensions. A matrix coprocessor partially integrated into the ISA.
30
-
***APR**: APR ProRes. Handles ProRes video encoding + decoding.
31
31
32
32
### B
33
33
***BootROM**: A read-only memory embedded in a chip such as the M1, which is the first code executed upon boot. See SecureROM.
@@ -47,8 +47,8 @@ If you want to collect a large set of terms specific to a sub-field (such as GPU
47
47
***EEPROM**: Electrically Erasable Programmable Read Only Memory. A type of re-writable memory, commonly available in sizes of a few kilobytes at most, more robust than NOR Flash. Often used for settings and very early boot code.
48
48
49
49
### F
50
-
***fuOS**: Custom OS, speculated to mean "fully untrusted OS".
51
50
***Fallback Recovery OS**: 2nd copy of recovery OS accessed by double clicking and holding power button to boot. Unlike 1TR is unable to change security state(settings). Can be distinguished from Recovery OS 1TR by Utilities missing "Start Security Utility" option under Utilities
51
+
***fuOS**: Custom OS, speculated to mean "fully untrusted OS".
52
52
53
53
### G
54
54
***GPT**: GUID Partition Table: A partition table format created for EFI/UEFI and now used on most modern systems.
@@ -59,13 +59,13 @@ If you want to collect a large set of terms specific to a sub-field (such as GPU
59
59
60
60
### I
61
61
***I²C**: Inter-Integrated Circuit. A 2-wire standard for communicating at low speed between chips on a board.
62
+
***iBEC**: iBoot Epoch Change. Replacement for the second-stage iBoot, loaded in the DFU boot flow.
62
63
***iBoot**: Apple's bootloader. Can refer to iBoot1, iBoot1, or any of iBSS, iBEC, or even the SecureROM itself (which are all different builds of iBoot with different capabilities).
63
64
***iBoot1**: The first-stage iBoot located in NOR, loaded by the SecureROM. It chainloads the second-stage iBoot (iBoot2) on the OS Preboot partition, after doing early initialization and loading OS-independent firmwares. LLB is an older name for iBoot1.
64
65
***iBoot2**: The second-stage iBoot located in the OS Preboot partition. This version of iBoot is specific to each installed OS, and is packaged with the bundle of runtime firmwares the OS needs to run.
65
66
***iBSS**: iBoot Single Stage. Replacement for the first-stage iBoot (iBoot1/LLB), loaded in the DFU boot flow when the NOR is corrupted.
66
-
***iBEC**: iBoot Epoch Change. Replacement for the second-stage iBoot, loaded in the DFU boot flow.
67
-
***IOMMU**: I/O Memory Management Unit, a more general term for Apple's DART.
68
67
***IOKit**: I/O Kit is Apple's device driver framework for XNU (Apple's operating system kernel).
68
+
***IOMMU**: I/O Memory Management Unit, a more general term for Apple's DART.
69
69
***IPI**: Inter-processor interupt. An interrupt used by one processor to interrupt another.
70
70
***iSC**: iBoot System Container. A disk partition (usually first on the internal SSD) containing the system wide boot data. (See [Stock Partition Layout](../platform/stock-partition-layout.md))
71
71
***ISP**: Image Signal Processor. Webcam on M-series laptops. Denotes the entire camera unit, from sensors to strobe to the coprocessor.
@@ -83,8 +83,8 @@ If you want to collect a large set of terms specific to a sub-field (such as GPU
83
83
***LLB**: Low Level Bootloader, an older name for iBoot1 inherited from iOS platforms.
84
84
85
85
### M
86
-
***Mux**: Multiplexer, a device that can connect one of several things to a single connection, such as switching one set of pins between USB, UART, and SWD modes.
87
86
***Mini** - Custom bootloader for internal investigation. May or may not support booting from SSD. This project uses a fork that's referred to as M1N1.
87
+
***Mux**: Multiplexer, a device that can connect one of several things to a single connection, such as switching one set of pins between USB, UART, and SWD modes.
88
88
89
89
### N
90
90
***NAND**: Not-AND. A type of logic gate, but normally refers to a type of Flash memory, which is the one used on all modern high-capacity Flash-based storage such as SD cards and SSDs, but also comes in bare chips.
@@ -120,8 +120,8 @@ If you want to collect a large set of terms specific to a sub-field (such as GPU
120
120
121
121
### U
122
122
***UART**: Universal Asynchronous Receiver Transmitter. The hardware behind a serial port.
123
-
***USC**: Unified shader core. A shader core supporting all shader types (vertex, fragment, compute). AGX is a unified architecture, so this just refers to a shader core.
124
123
***USB-PD**: USB Power Delivery. A standard for side-band communications over USB Type C (we won't talk about the older standard for our own sanity). This is used for things like detecting what kind of cable is used, connector orientation, configuring the supply voltage, and switching to non-USB modes.
124
+
***USC**: Unified shader core. A shader core supporting all shader types (vertex, fragment, compute). AGX is a unified architecture, so this just refers to a shader core.
125
125
126
126
### V
127
127
***VBUS**: USB pin delivering power. Defaults to 5V, can go as high as 20V with USB-PD.
0 commit comments