Skip to content

Commit ffe43e7

Browse files
bcardosolopeslanza
authored andcommitted
[CIR][NFC] Fix few unused vars and tablegen format
1 parent ae91222 commit ffe43e7

File tree

2 files changed

+2
-4
lines changed

2 files changed

+2
-4
lines changed

clang/include/clang/CIR/Dialect/IR/CIROps.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -3334,8 +3334,8 @@ def CatchParamOp : CIR_Op<"catch_param"> {
33343334
}];
33353335

33363336
let extraClassDeclaration = [{
3337-
bool isBegin() { return getKind() == mlir::cir::CatchParamKind::begin; }
3338-
bool isEnd() { return getKind() == mlir::cir::CatchParamKind::end; }
3337+
bool isBegin() { return getKind() == mlir::cir::CatchParamKind::begin; }
3338+
bool isEnd() { return getKind() == mlir::cir::CatchParamKind::end; }
33393339
}];
33403340

33413341
let hasVerifier = 1;

clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -3605,7 +3605,6 @@ class CIRCatchParamOpLowering
36053605
op->getParentOfType<mlir::LLVM::LLVMFuncOp>());
36063606
auto catchFn = rewriter.create<mlir::LLVM::LLVMFuncOp>(
36073607
op.getLoc(), cxaBeginCatch, catchFnTy);
3608-
sourceSymbol = catchFn;
36093608
}
36103609
rewriter.replaceOpWithNewOp<mlir::LLVM::CallOp>(
36113610
op, mlir::TypeRange{llvmPtrTy}, cxaBeginCatch,
@@ -3625,7 +3624,6 @@ class CIRCatchParamOpLowering
36253624
op->getParentOfType<mlir::LLVM::LLVMFuncOp>());
36263625
auto catchFn = rewriter.create<mlir::LLVM::LLVMFuncOp>(
36273626
op.getLoc(), cxaEndCatch, catchFnTy);
3628-
sourceSymbol = catchFn;
36293627
}
36303628
rewriter.create<mlir::LLVM::CallOp>(op.getLoc(), mlir::TypeRange{},
36313629
cxaEndCatch, mlir::ValueRange{});

0 commit comments

Comments
 (0)