Skip to content

Commit cc34e56

Browse files
author
Chen Zheng
committed
[PPC][NFC] add an option to expose the bug in 74951
1 parent da4957b commit cc34e56

File tree

1 file changed

+15
-12
lines changed

1 file changed

+15
-12
lines changed

llvm/test/CodeGen/PowerPC/pr74951.ll

Lines changed: 15 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,6 @@
11
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
2-
; RUN: llc < %s -verify-machineinstrs -ppc-asm-full-reg-names -mtriple=powerpc64-ibm-aix-xcoff | FileCheck %s
2+
; RUN: llc < %s -start-before=codegenprepare -verify-machineinstrs -ppc-asm-full-reg-names \
3+
; RUN: -mtriple=powerpc64-ibm-aix-xcoff | FileCheck %s
34

45
%struct.anon = type { i32 }
56

@@ -11,26 +12,28 @@ define noundef signext i32 @main() {
1112
; CHECK: # %bb.0: # %entry
1213
; CHECK-NEXT: ld r3, L..C0(r2) # @b
1314
; CHECK-NEXT: lwz r3, 0(r3)
14-
; CHECK-NEXT: extsw r4, r3
15-
; CHECK-NEXT: neg r4, r4
16-
; CHECK-NEXT: andi. r5, r3, 65535
17-
; CHECK-NEXT: rldicl r4, r4, 1, 63
15+
; CHECK-NEXT: andi. r4, r3, 65535
1816
; CHECK-NEXT: bne cr0, L..BB0_4
1917
; CHECK-NEXT: # %bb.1: # %lor.rhs.i.i
20-
; CHECK-NEXT: xori r5, r4, 1
21-
; CHECK-NEXT: cmpw r3, r5
18+
; CHECK-NEXT: extsw r4, r3
19+
; CHECK-NEXT: neg r5, r4
20+
; CHECK-NEXT: rldicl r5, r5, 1, 63
21+
; CHECK-NEXT: xori r5, r5, 1
22+
; CHECK-NEXT: cmpw r4, r5
2223
; CHECK-NEXT: crnot 4*cr5+lt, eq
23-
; CHECK-NEXT: li r3, 1
24+
; CHECK-NEXT: li r4, 1
2425
; CHECK-NEXT: bc 12, 4*cr5+lt, L..BB0_3
2526
; CHECK-NEXT: # %bb.2: # %lor.rhs.i.i
26-
; CHECK-NEXT: li r3, 0
27+
; CHECK-NEXT: li r4, 0
2728
; CHECK-NEXT: L..BB0_3: # %lor.rhs.i.i
2829
; CHECK-NEXT: ld r5, L..C1(r2) # @g
29-
; CHECK-NEXT: stb r3, 0(r5)
30+
; CHECK-NEXT: stb r4, 0(r5)
3031
; CHECK-NEXT: L..BB0_4: # %g.exit
31-
; CHECK-NEXT: ld r5, L..C1(r2) # @g
32+
; CHECK-NEXT: ld r4, L..C1(r2) # @g
33+
; CHECK-NEXT: neg r3, r3
34+
; CHECK-NEXT: rldicl r5, r3, 1, 63
3235
; CHECK-NEXT: li r3, 0
33-
; CHECK-NEXT: stb r4, 0(r5)
36+
; CHECK-NEXT: stb r5, 0(r4)
3437
; CHECK-NEXT: blr
3538
entry:
3639
%0 = load i32, ptr @b, align 4

0 commit comments

Comments
 (0)