You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: free-courses-en.md
-1
Original file line number
Diff line number
Diff line change
@@ -447,7 +447,6 @@
447
447
*[SOC Verification Using SystemVerilog](http://verificationexcellence.in/online-courses/soc-verification-using-systemverilog)
448
448
*[SystemVerilog - Learn basics of SystemVerilog for Hardware Verification](https://verificationexcellence.teachable.com/p/learn-systemverilog)
449
449
*[SystemVerilog based UVM Methodology - Learn to build UVM based Testbenches in SystemVerilog](https://verificationexcellence.teachable.com/p/learn-ovm-uvm)
450
-
*[Verilog Hardware Description Language - An Introductory Course](http://vol.verilog.com/VOL/main.htm)
0 commit comments