Skip to content

Commit 4b85d40

Browse files
Kuogee Hsiehrobclark
Kuogee Hsieh
authored andcommitted
drm/msm/dp: reduce link rate if failed at link training 1
Reduce link rate and re start link training if link training 1 failed due to loss of clock recovery done to fix Link Layer CTS case 4.3.1.7. Also only update voltage and pre-emphasis swing level after link training started to fix Link Layer CTS case 4.3.1.6. Changes in V2: -- replaced cr_status with link_status[DP_LINK_STATUS_SIZE] -- replaced dp_ctrl_any_lane_cr_done() with dp_ctrl_colco_recovery_any_ok() -- replaced dp_ctrl_any_ane_cr_lose() with !drm_dp_clock_recovery_ok() Changes in V3: -- return failed if lane_count <= 1 Signed-off-by: Kuogee Hsieh <[email protected]> Reviewed-by: Stephen Boyd <[email protected]> Link: https://lore.kernel.org/r/[email protected] [remove unused cr_status variable] Signed-off-by: Rob Clark <[email protected]>
1 parent 52352fe commit 4b85d40

File tree

1 file changed

+44
-34
lines changed

1 file changed

+44
-34
lines changed

drivers/gpu/drm/msm/dp/dp_ctrl.c

Lines changed: 44 additions & 34 deletions
Original file line numberDiff line numberDiff line change
@@ -81,13 +81,6 @@ struct dp_ctrl_private {
8181
struct completion video_comp;
8282
};
8383

84-
struct dp_cr_status {
85-
u8 lane_0_1;
86-
u8 lane_2_3;
87-
};
88-
89-
#define DP_LANE0_1_CR_DONE 0x11
90-
9184
static int dp_aux_link_configure(struct drm_dp_aux *aux,
9285
struct dp_link_info *link)
9386
{
@@ -1080,7 +1073,7 @@ static int dp_ctrl_read_link_status(struct dp_ctrl_private *ctrl,
10801073
}
10811074

10821075
static int dp_ctrl_link_train_1(struct dp_ctrl_private *ctrl,
1083-
struct dp_cr_status *cr, int *training_step)
1076+
int *training_step)
10841077
{
10851078
int tries, old_v_level, ret = 0;
10861079
u8 link_status[DP_LINK_STATUS_SIZE];
@@ -1109,9 +1102,6 @@ static int dp_ctrl_link_train_1(struct dp_ctrl_private *ctrl,
11091102
if (ret)
11101103
return ret;
11111104

1112-
cr->lane_0_1 = link_status[0];
1113-
cr->lane_2_3 = link_status[1];
1114-
11151105
if (drm_dp_clock_recovery_ok(link_status,
11161106
ctrl->link->link_params.num_lanes)) {
11171107
return 0;
@@ -1188,7 +1178,7 @@ static void dp_ctrl_clear_training_pattern(struct dp_ctrl_private *ctrl)
11881178
}
11891179

11901180
static int dp_ctrl_link_train_2(struct dp_ctrl_private *ctrl,
1191-
struct dp_cr_status *cr, int *training_step)
1181+
int *training_step)
11921182
{
11931183
int tries = 0, ret = 0;
11941184
char pattern;
@@ -1204,10 +1194,6 @@ static int dp_ctrl_link_train_2(struct dp_ctrl_private *ctrl,
12041194
else
12051195
pattern = DP_TRAINING_PATTERN_2;
12061196

1207-
ret = dp_ctrl_update_vx_px(ctrl);
1208-
if (ret)
1209-
return ret;
1210-
12111197
ret = dp_catalog_ctrl_set_pattern(ctrl->catalog, pattern);
12121198
if (ret)
12131199
return ret;
@@ -1220,8 +1206,6 @@ static int dp_ctrl_link_train_2(struct dp_ctrl_private *ctrl,
12201206
ret = dp_ctrl_read_link_status(ctrl, link_status);
12211207
if (ret)
12221208
return ret;
1223-
cr->lane_0_1 = link_status[0];
1224-
cr->lane_2_3 = link_status[1];
12251209

12261210
if (drm_dp_channel_eq_ok(link_status,
12271211
ctrl->link->link_params.num_lanes)) {
@@ -1241,7 +1225,7 @@ static int dp_ctrl_link_train_2(struct dp_ctrl_private *ctrl,
12411225
static int dp_ctrl_reinitialize_mainlink(struct dp_ctrl_private *ctrl);
12421226

12431227
static int dp_ctrl_link_train(struct dp_ctrl_private *ctrl,
1244-
struct dp_cr_status *cr, int *training_step)
1228+
int *training_step)
12451229
{
12461230
int ret = 0;
12471231
u8 encoding = DP_SET_ANSI_8B10B;
@@ -1257,7 +1241,7 @@ static int dp_ctrl_link_train(struct dp_ctrl_private *ctrl,
12571241
drm_dp_dpcd_write(ctrl->aux, DP_MAIN_LINK_CHANNEL_CODING_SET,
12581242
&encoding, 1);
12591243

1260-
ret = dp_ctrl_link_train_1(ctrl, cr, training_step);
1244+
ret = dp_ctrl_link_train_1(ctrl, training_step);
12611245
if (ret) {
12621246
DRM_ERROR("link training #1 failed. ret=%d\n", ret);
12631247
goto end;
@@ -1266,7 +1250,7 @@ static int dp_ctrl_link_train(struct dp_ctrl_private *ctrl,
12661250
/* print success info as this is a result of user initiated action */
12671251
DRM_DEBUG_DP("link training #1 successful\n");
12681252

1269-
ret = dp_ctrl_link_train_2(ctrl, cr, training_step);
1253+
ret = dp_ctrl_link_train_2(ctrl, training_step);
12701254
if (ret) {
12711255
DRM_ERROR("link training #2 failed. ret=%d\n", ret);
12721256
goto end;
@@ -1282,7 +1266,7 @@ static int dp_ctrl_link_train(struct dp_ctrl_private *ctrl,
12821266
}
12831267

12841268
static int dp_ctrl_setup_main_link(struct dp_ctrl_private *ctrl,
1285-
struct dp_cr_status *cr, int *training_step)
1269+
int *training_step)
12861270
{
12871271
int ret = 0;
12881272

@@ -1297,7 +1281,7 @@ static int dp_ctrl_setup_main_link(struct dp_ctrl_private *ctrl,
12971281
* a link training pattern, we have to first do soft reset.
12981282
*/
12991283

1300-
ret = dp_ctrl_link_train(ctrl, cr, training_step);
1284+
ret = dp_ctrl_link_train(ctrl, training_step);
13011285

13021286
return ret;
13031287
}
@@ -1495,14 +1479,13 @@ static int dp_ctrl_deinitialize_mainlink(struct dp_ctrl_private *ctrl)
14951479
static int dp_ctrl_link_maintenance(struct dp_ctrl_private *ctrl)
14961480
{
14971481
int ret = 0;
1498-
struct dp_cr_status cr;
14991482
int training_step = DP_TRAINING_NONE;
15001483

15011484
dp_ctrl_push_idle(&ctrl->dp_ctrl);
15021485

15031486
ctrl->dp_ctrl.pixel_rate = ctrl->panel->dp_mode.drm_mode.clock;
15041487

1505-
ret = dp_ctrl_setup_main_link(ctrl, &cr, &training_step);
1488+
ret = dp_ctrl_setup_main_link(ctrl, &training_step);
15061489
if (ret)
15071490
goto end;
15081491

@@ -1633,14 +1616,33 @@ void dp_ctrl_handle_sink_request(struct dp_ctrl *dp_ctrl)
16331616
}
16341617
}
16351618

1619+
static bool dp_ctrl_clock_recovery_any_ok(
1620+
const u8 link_status[DP_LINK_STATUS_SIZE],
1621+
int lane_count)
1622+
{
1623+
int reduced_cnt;
1624+
1625+
if (lane_count <= 1)
1626+
return false;
1627+
1628+
/*
1629+
* only interested in the lane number after reduced
1630+
* lane_count = 4, then only interested in 2 lanes
1631+
* lane_count = 2, then only interested in 1 lane
1632+
*/
1633+
reduced_cnt = lane_count >> 1;
1634+
1635+
return drm_dp_clock_recovery_ok(link_status, reduced_cnt);
1636+
}
1637+
16361638
int dp_ctrl_on_link(struct dp_ctrl *dp_ctrl)
16371639
{
16381640
int rc = 0;
16391641
struct dp_ctrl_private *ctrl;
16401642
u32 rate = 0;
16411643
int link_train_max_retries = 5;
16421644
u32 const phy_cts_pixel_clk_khz = 148500;
1643-
struct dp_cr_status cr;
1645+
u8 link_status[DP_LINK_STATUS_SIZE];
16441646
unsigned int training_step;
16451647

16461648
if (!dp_ctrl)
@@ -1680,19 +1682,21 @@ int dp_ctrl_on_link(struct dp_ctrl *dp_ctrl)
16801682
}
16811683

16821684
training_step = DP_TRAINING_NONE;
1683-
rc = dp_ctrl_setup_main_link(ctrl, &cr, &training_step);
1685+
rc = dp_ctrl_setup_main_link(ctrl, &training_step);
16841686
if (rc == 0) {
16851687
/* training completed successfully */
16861688
break;
16871689
} else if (training_step == DP_TRAINING_1) {
16881690
/* link train_1 failed */
1689-
if (!dp_catalog_link_is_connected(ctrl->catalog)) {
1691+
if (!dp_catalog_link_is_connected(ctrl->catalog))
16901692
break;
1691-
}
1693+
1694+
dp_ctrl_read_link_status(ctrl, link_status);
16921695

16931696
rc = dp_ctrl_link_rate_down_shift(ctrl);
16941697
if (rc < 0) { /* already in RBR = 1.6G */
1695-
if (cr.lane_0_1 & DP_LANE0_1_CR_DONE) {
1698+
if (dp_ctrl_clock_recovery_any_ok(link_status,
1699+
ctrl->link->link_params.num_lanes)) {
16961700
/*
16971701
* some lanes are ready,
16981702
* reduce lane number
@@ -1708,12 +1712,18 @@ int dp_ctrl_on_link(struct dp_ctrl *dp_ctrl)
17081712
}
17091713
}
17101714
} else if (training_step == DP_TRAINING_2) {
1711-
/* link train_2 failed, lower lane rate */
1712-
if (!dp_catalog_link_is_connected(ctrl->catalog)) {
1715+
/* link train_2 failed */
1716+
if (!dp_catalog_link_is_connected(ctrl->catalog))
17131717
break;
1714-
}
17151718

1716-
rc = dp_ctrl_link_lane_down_shift(ctrl);
1719+
dp_ctrl_read_link_status(ctrl, link_status);
1720+
1721+
if (!drm_dp_clock_recovery_ok(link_status,
1722+
ctrl->link->link_params.num_lanes))
1723+
rc = dp_ctrl_link_rate_down_shift(ctrl);
1724+
else
1725+
rc = dp_ctrl_link_lane_down_shift(ctrl);
1726+
17171727
if (rc < 0) {
17181728
/* end with failure */
17191729
break; /* lane == 1 already */

0 commit comments

Comments
 (0)