Skip to content

Commit 882bfb7

Browse files
maffoorht
authored andcommitted
Increate test tolerances on some analytical decomposition tests (quantumlib#5535)
1 parent 8becb9c commit 882bfb7

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

cirq-core/cirq/transformers/analytical_decompositions/two_qubit_to_cz_test.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -265,4 +265,4 @@ def test_decompose_to_diagonal_and_circuit(v):
265265
assert cirq.is_diagonal(diagonal)
266266
combined_circuit = cirq.Circuit(cirq.MatrixGate(diagonal)(b, c), ops)
267267
circuit_unitary = combined_circuit.unitary(qubits_that_should_be_present=[b, c])
268-
cirq.testing.assert_allclose_up_to_global_phase(circuit_unitary, v, atol=2e-6)
268+
cirq.testing.assert_allclose_up_to_global_phase(circuit_unitary, v, atol=1e-5)

cirq-core/cirq/transformers/analytical_decompositions/two_qubit_to_fsim_test.py

+2-2
Original file line numberDiff line numberDiff line change
@@ -84,7 +84,7 @@ def test_decompose_two_qubit_interaction_into_two_b_gates(obj: Any):
8484
for operation in circuit.all_operations():
8585
assert len(operation.qubits) < 2 or operation.gate == _B
8686
# We lose a lot of precision in the random 4 qubit gates, so this atol is higher.
87-
np.testing.assert_allclose(cirq.unitary(circuit), desired_unitary, atol=3e-5)
87+
np.testing.assert_allclose(cirq.unitary(circuit), desired_unitary, atol=1e-4)
8888

8989

9090
def test_decompose_xx_yy_into_two_fsims_ignoring_single_qubit_ops_fail():
@@ -117,7 +117,7 @@ def test_decompose_two_qubit_interaction_into_four_fsim_gates_equivalence(
117117
for operation in circuit.all_operations():
118118
assert len(operation.qubits) < 2 or operation.gate == fsim_gate
119119
assert len(circuit) <= 4 * 3 + 5
120-
assert cirq.approx_eq(circuit.unitary(qubit_order=qubits), desired_unitary, atol=1e-4)
120+
assert cirq.approx_eq(circuit.unitary(qubit_order=qubits), desired_unitary, atol=2e-4)
121121

122122

123123
def test_decompose_two_qubit_interaction_into_four_fsim_gates_validate():

0 commit comments

Comments
 (0)