File tree 2 files changed +9
-9
lines changed
2 files changed +9
-9
lines changed Original file line number Diff line number Diff line change @@ -77,7 +77,7 @@ _abs_start:
77
77
riscv_rt_macros:: loop_global_asm!( " li x{}, 0" , 1 , 10 ) ;
78
78
// a0..a2 (x10..x12) skipped
79
79
riscv_rt_macros:: loop_global_asm!( " li x{}, 0" , 13 , 16 ) ;
80
- #[ cfg( not ( riscve ) ) ]
80
+ #[ cfg( riscvi ) ]
81
81
riscv_rt_macros:: loop_global_asm!( " li x{}, 0" , 16 , 32 ) ;
82
82
83
83
// INITIALIZE GLOBAL POINTER, STACK POINTER, AND FRAME POINTER
Original file line number Diff line number Diff line change @@ -571,16 +571,16 @@ pub struct TrapFrame {
571
571
/// `x7`: temporary register `t2`, used for intermediate values.
572
572
pub t2 : usize ,
573
573
/// `x28`: temporary register `t3`, used for intermediate values.
574
- #[ cfg( not ( riscve ) ) ]
574
+ #[ cfg( riscvi ) ]
575
575
pub t3 : usize ,
576
576
/// `x29`: temporary register `t4`, used for intermediate values.
577
- #[ cfg( not ( riscve ) ) ]
577
+ #[ cfg( riscvi ) ]
578
578
pub t4 : usize ,
579
579
/// `x30`: temporary register `t5`, used for intermediate values.
580
- #[ cfg( not ( riscve ) ) ]
580
+ #[ cfg( riscvi ) ]
581
581
pub t5 : usize ,
582
582
/// `x31`: temporary register `t6`, used for intermediate values.
583
- #[ cfg( not ( riscve ) ) ]
583
+ #[ cfg( riscvi ) ]
584
584
pub t6 : usize ,
585
585
/// `x10`: argument register `a0`. Used to pass the first argument to a function.
586
586
pub a0 : usize ,
@@ -594,15 +594,15 @@ pub struct TrapFrame {
594
594
pub a4 : usize ,
595
595
/// `x15`: argument register `a5`. Used to pass the sixth argument to a function.
596
596
pub a5 : usize ,
597
- #[ cfg( not ( riscve ) ) ]
597
+ #[ cfg( riscvi ) ]
598
598
/// `x16`: argument register `a6`. Used to pass the seventh argument to a function.
599
599
pub a6 : usize ,
600
- #[ cfg( not ( riscve ) ) ]
600
+ #[ cfg( riscvi ) ]
601
601
/// `x17`: argument register `a7`. Used to pass the eighth argument to a function.
602
602
pub a7 : usize ,
603
- #[ cfg( all( target_arch = "riscv32" , riscve) ) ]
603
+ #[ cfg( all( target_arch = "riscv32" , not ( riscvi ) , riscve) ) ]
604
604
_reserved0 : usize ,
605
- #[ cfg( all( target_arch = "riscv32" , riscve) ) ]
605
+ #[ cfg( all( target_arch = "riscv32" , not ( riscvi ) , riscve) ) ]
606
606
_reserved1 : usize ,
607
607
}
608
608
You can’t perform that action at this time.
0 commit comments