Skip to content

Commit ef18149

Browse files
committed
In case of collision, prioritize riscvi over riscve
1 parent 7815cd7 commit ef18149

File tree

2 files changed

+9
-9
lines changed

2 files changed

+9
-9
lines changed

riscv-rt/src/asm.rs

+1-1
Original file line numberDiff line numberDiff line change
@@ -77,7 +77,7 @@ _abs_start:
7777
riscv_rt_macros::loop_global_asm!(" li x{}, 0", 1, 10);
7878
// a0..a2 (x10..x12) skipped
7979
riscv_rt_macros::loop_global_asm!(" li x{}, 0", 13, 16);
80-
#[cfg(not(riscve))]
80+
#[cfg(riscvi)]
8181
riscv_rt_macros::loop_global_asm!(" li x{}, 0", 16, 32);
8282

8383
// INITIALIZE GLOBAL POINTER, STACK POINTER, AND FRAME POINTER

riscv-rt/src/lib.rs

+8-8
Original file line numberDiff line numberDiff line change
@@ -571,16 +571,16 @@ pub struct TrapFrame {
571571
/// `x7`: temporary register `t2`, used for intermediate values.
572572
pub t2: usize,
573573
/// `x28`: temporary register `t3`, used for intermediate values.
574-
#[cfg(not(riscve))]
574+
#[cfg(riscvi)]
575575
pub t3: usize,
576576
/// `x29`: temporary register `t4`, used for intermediate values.
577-
#[cfg(not(riscve))]
577+
#[cfg(riscvi)]
578578
pub t4: usize,
579579
/// `x30`: temporary register `t5`, used for intermediate values.
580-
#[cfg(not(riscve))]
580+
#[cfg(riscvi)]
581581
pub t5: usize,
582582
/// `x31`: temporary register `t6`, used for intermediate values.
583-
#[cfg(not(riscve))]
583+
#[cfg(riscvi)]
584584
pub t6: usize,
585585
/// `x10`: argument register `a0`. Used to pass the first argument to a function.
586586
pub a0: usize,
@@ -594,15 +594,15 @@ pub struct TrapFrame {
594594
pub a4: usize,
595595
/// `x15`: argument register `a5`. Used to pass the sixth argument to a function.
596596
pub a5: usize,
597-
#[cfg(not(riscve))]
597+
#[cfg(riscvi)]
598598
/// `x16`: argument register `a6`. Used to pass the seventh argument to a function.
599599
pub a6: usize,
600-
#[cfg(not(riscve))]
600+
#[cfg(riscvi)]
601601
/// `x17`: argument register `a7`. Used to pass the eighth argument to a function.
602602
pub a7: usize,
603-
#[cfg(all(target_arch = "riscv32", riscve))]
603+
#[cfg(all(target_arch = "riscv32", not(riscvi), riscve))]
604604
_reserved0: usize,
605-
#[cfg(all(target_arch = "riscv32", riscve))]
605+
#[cfg(all(target_arch = "riscv32", not(riscvi), riscve))]
606606
_reserved1: usize,
607607
}
608608

0 commit comments

Comments
 (0)