Skip to content

Commit 57a0927

Browse files
committed
Add riscv vxworks target specific constants
1 parent a6386af commit 57a0927

File tree

2 files changed

+8
-0
lines changed

2 files changed

+8
-0
lines changed

src/vxworks/riscv32.rs

+4
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
pub type c_char = i8;
2+
pub type wchar_t = i32;
3+
pub type c_long = i32;
4+
pub type c_ulong = u32;

src/vxworks/riscv64.rs

+4
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
pub type c_char = u8;
2+
pub type wchar_t = u32;
3+
pub type c_long = i64;
4+
pub type c_ulong = u64;

0 commit comments

Comments
 (0)