Skip to content

Commit c5b0076

Browse files
committed
Remove #[target_feature] from const fn
1 parent 3a3343d commit c5b0076

File tree

1 file changed

+0
-10
lines changed

1 file changed

+0
-10
lines changed

crates/core_arch/src/wasm32/simd128.rs

-10
Original file line numberDiff line numberDiff line change
@@ -672,7 +672,6 @@ pub unsafe fn v128_store64_lane<const L: usize>(v: v128, m: *mut u64) {
672672
/// If possible this will generate a `v128.const` instruction, otherwise it may
673673
/// be lowered to a sequence of instructions to materialize the vector value.
674674
#[inline]
675-
#[target_feature(enable = "simd128")]
676675
#[cfg_attr(
677676
test,
678677
assert_instr(
@@ -727,7 +726,6 @@ pub const fn i8x16(
727726
/// If possible this will generate a `v128.const` instruction, otherwise it may
728727
/// be lowered to a sequence of instructions to materialize the vector value.
729728
#[inline]
730-
#[target_feature(enable = "simd128")]
731729
#[doc(alias("v128.const"))]
732730
#[stable(feature = "wasm_simd", since = "1.54.0")]
733731
#[rustc_const_stable(feature = "wasm_simd", since = "1.54.0")]
@@ -760,7 +758,6 @@ pub const fn u8x16(
760758
/// If possible this will generate a `v128.const` instruction, otherwise it may
761759
/// be lowered to a sequence of instructions to materialize the vector value.
762760
#[inline]
763-
#[target_feature(enable = "simd128")]
764761
#[cfg_attr(
765762
test,
766763
assert_instr(
@@ -787,7 +784,6 @@ pub const fn i16x8(a0: i16, a1: i16, a2: i16, a3: i16, a4: i16, a5: i16, a6: i16
787784
/// If possible this will generate a `v128.const` instruction, otherwise it may
788785
/// be lowered to a sequence of instructions to materialize the vector value.
789786
#[inline]
790-
#[target_feature(enable = "simd128")]
791787
#[doc(alias("v128.const"))]
792788
#[stable(feature = "wasm_simd", since = "1.54.0")]
793789
#[rustc_const_stable(feature = "wasm_simd", since = "1.54.0")]
@@ -800,7 +796,6 @@ pub const fn u16x8(a0: u16, a1: u16, a2: u16, a3: u16, a4: u16, a5: u16, a6: u16
800796
/// If possible this will generate a `v128.const` instruction, otherwise it may
801797
/// be lowered to a sequence of instructions to materialize the vector value.
802798
#[inline]
803-
#[target_feature(enable = "simd128")]
804799
#[cfg_attr(test, assert_instr(v128.const, a0 = 0, a1 = 1, a2 = 2, a3 = 3))]
805800
#[doc(alias("v128.const"))]
806801
#[stable(feature = "wasm_simd", since = "1.54.0")]
@@ -814,7 +809,6 @@ pub const fn i32x4(a0: i32, a1: i32, a2: i32, a3: i32) -> v128 {
814809
/// If possible this will generate a `v128.const` instruction, otherwise it may
815810
/// be lowered to a sequence of instructions to materialize the vector value.
816811
#[inline]
817-
#[target_feature(enable = "simd128")]
818812
#[doc(alias("v128.const"))]
819813
#[stable(feature = "wasm_simd", since = "1.54.0")]
820814
#[rustc_const_stable(feature = "wasm_simd", since = "1.54.0")]
@@ -827,7 +821,6 @@ pub const fn u32x4(a0: u32, a1: u32, a2: u32, a3: u32) -> v128 {
827821
/// If possible this will generate a `v128.const` instruction, otherwise it may
828822
/// be lowered to a sequence of instructions to materialize the vector value.
829823
#[inline]
830-
#[target_feature(enable = "simd128")]
831824
#[cfg_attr(test, assert_instr(v128.const, a0 = 1, a1 = 2))]
832825
#[doc(alias("v128.const"))]
833826
#[stable(feature = "wasm_simd", since = "1.54.0")]
@@ -841,7 +834,6 @@ pub const fn i64x2(a0: i64, a1: i64) -> v128 {
841834
/// If possible this will generate a `v128.const` instruction, otherwise it may
842835
/// be lowered to a sequence of instructions to materialize the vector value.
843836
#[inline]
844-
#[target_feature(enable = "simd128")]
845837
#[doc(alias("v128.const"))]
846838
#[stable(feature = "wasm_simd", since = "1.54.0")]
847839
#[rustc_const_stable(feature = "wasm_simd", since = "1.54.0")]
@@ -854,7 +846,6 @@ pub const fn u64x2(a0: u64, a1: u64) -> v128 {
854846
/// If possible this will generate a `v128.const` instruction, otherwise it may
855847
/// be lowered to a sequence of instructions to materialize the vector value.
856848
#[inline]
857-
#[target_feature(enable = "simd128")]
858849
#[cfg_attr(test, assert_instr(v128.const, a0 = 0.0, a1 = 1.0, a2 = 2.0, a3 = 3.0))]
859850
#[doc(alias("v128.const"))]
860851
#[stable(feature = "wasm_simd", since = "1.54.0")]
@@ -868,7 +859,6 @@ pub const fn f32x4(a0: f32, a1: f32, a2: f32, a3: f32) -> v128 {
868859
/// If possible this will generate a `v128.const` instruction, otherwise it may
869860
/// be lowered to a sequence of instructions to materialize the vector value.
870861
#[inline]
871-
#[target_feature(enable = "simd128")]
872862
#[cfg_attr(test, assert_instr(v128.const, a0 = 0.0, a1 = 1.0))]
873863
#[doc(alias("v128.const"))]
874864
#[stable(feature = "wasm_simd", since = "1.54.0")]

0 commit comments

Comments
 (0)