Skip to content

Commit 8922d8d

Browse files
authored
Merge pull request #367 from rust-osdev/release
Release 0.14.9
2 parents 1ea319c + c157bda commit 8922d8d

File tree

2 files changed

+33
-1
lines changed

2 files changed

+33
-1
lines changed

Cargo.toml

+1-1
Original file line numberDiff line numberDiff line change
@@ -22,7 +22,7 @@ license = "MIT/Apache-2.0"
2222
name = "x86_64"
2323
readme = "README.md"
2424
repository = "https://github.com/rust-osdev/x86_64"
25-
version = "0.14.8"
25+
version = "0.14.9"
2626
edition = "2018"
2727
rust-version = "1.57" # Needed to support panic! in const fns
2828

Changelog.md

+32
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,37 @@
11
# Unreleased
22

3+
# 0.14.9 - 2022-03-31
4+
5+
## New Features
6+
7+
- Address in `VirtAddrNotValid` and `PhysAddrNotValid` is now public ([#340](https://github.com/rust-osdev/x86_64/pull/340)).
8+
- This field now contains the whole invalid address ([#347](https://github.com/rust-osdev/x86_64/pull/347)).
9+
- Remove all uses of external assembly ([#343](https://github.com/rust-osdev/x86_64/pull/343))
10+
- `external_asm` and `inline_asm` features are deprecated and now have no effect.
11+
- `instructions` feature (on by default) now requires Rust 1.59
12+
- Specific MSRV now noted in `README` ([#355](https://github.com/rust-osdev/x86_64/pull/355))
13+
- Implement `core::iter::Step` for `VirtAddr` and `Page` ([#342](https://github.com/rust-osdev/x86_64/pull/342))
14+
- This trait is only available on nightly.
15+
- Gated behind `step_trait` feature flag
16+
- Add `UCet` and `SCet` registers ([#349](https://github.com/rust-osdev/x86_64/pull/349))
17+
- Use [`rustversion`](https://crates.io/crates/rustversion) to mark certian functions `const fn` on Rust 1.61 ([#353](https://github.com/rust-osdev/x86_64/pull/353))
18+
- `Entry::handler_addr()` is now public ([#354](https://github.com/rust-osdev/x86_64/pull/354))
19+
- Increase packed structure alignment ([#362](https://github.com/rust-osdev/x86_64/pull/362))
20+
- Make more address methods `const fn` ([#369](https://github.com/rust-osdev/x86_64/pull/369))
21+
- `VirtAddr::as_ptr()`
22+
- `VirtAddr::as_mut_ptr()`
23+
- `PhysAddr::new()`
24+
- `PhysAddr::try_new()`
25+
26+
## Bug fixes and Documentation
27+
28+
- Fixed overflow bug in PageRangeInclusive ([#351](https://github.com/rust-osdev/x86_64/pull/351))
29+
- Remove stabilized `const_fn_fn_ptr_basics` and `const_fn_trait_bound` features ([#352](https://github.com/rust-osdev/x86_64/pull/352))
30+
- Don't set `nomem` in `load_tss` ([#358](https://github.com/rust-osdev/x86_64/pull/358))
31+
- Correctly initialize TSS's IOPB to be empty ([#357](https://github.com/rust-osdev/x86_64/pull/357))
32+
- Improve `GlobalDescriptorTable::add_entry` error handling ([#361](https://github.com/rust-osdev/x86_64/pull/361))
33+
- Update `tss_segment` documentation ([#366](https://github.com/rust-osdev/x86_64/pull/366))
34+
335
# 0.14.8 – 2022-02-03
436

537
- Add `Cr2::read_raw` ([#334](https://github.com/rust-osdev/x86_64/pull/334))

0 commit comments

Comments
 (0)