Skip to content

Commit 15c3f05

Browse files
tiennguyenzgKhiemNguyenT
tiennguyenzg
authored and
KhiemNguyenT
committed
hal: renesas: Add initial support for RZ/G2L
Add initial HAL support for Renesas RZ/G2L Signed-off-by: Tien Nguyen <[email protected]> Signed-off-by: Nhut Nguyen <[email protected]>
1 parent 6abab60 commit 15c3f05

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

52 files changed

+34936
-0
lines changed

‎drivers/rz/fsp/src/rzg/bsp/cmsis/Device/RENESAS/Include/R9A07G044L.h

+143
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,143 @@
1+
/*
2+
* Copyright (c) 2020 - 2024 Renesas Electronics Corporation and/or its affiliates
3+
*
4+
* SPDX-License-Identifier: BSD-3-Clause
5+
*/
6+
7+
/*
8+
* @file R9A07G044L.h
9+
* @brief CMSIS HeaderFile
10+
*/
11+
12+
/** @addtogroup Renesas
13+
* @{
14+
*/
15+
16+
/** @addtogroup R9A07G044L
17+
* @{
18+
*/
19+
20+
#ifndef R9A07G044L_H
21+
#define R9A07G044L_H
22+
23+
#ifdef __cplusplus
24+
extern "C" {
25+
#endif
26+
27+
/** @addtogroup Configuration_of_CMSIS
28+
* @{
29+
*/
30+
31+
/* =========================================================================================================================== */
32+
/* ================ Interrupt Number Definition ================ */
33+
/* =========================================================================================================================== */
34+
35+
/* =========================================================================================================================== */
36+
/* ================ Processor and Core Peripheral Section ================ */
37+
/* =========================================================================================================================== */
38+
39+
/* ========================== Configuration of the ARM Cortex-M33 Processor and Core Peripherals =========================== */
40+
#define __CM33_REV 0x0004U /*!< CM33 Core Revision */
41+
#define __NVIC_PRIO_BITS 7 /*!< Number of Bits used for Priority Levels */
42+
#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
43+
#define __VTOR_PRESENT 1 /*!< Set to 1 if CPU supports Vector Table Offset Register */
44+
#define __MPU_PRESENT 1 /*!< MPU present */
45+
#define __FPU_PRESENT 0 /*!< FPU present */
46+
#define __FPU_DP 0 /*!< Double Precision FPU */
47+
#define __DSP_PRESENT 0 /*!< DSP extension present */
48+
#define __SAUREGION_PRESENT 0 /*!< SAU region present */
49+
50+
/** @} */ /* End of group Configuration_of_CMSIS */
51+
52+
#include "core_cm33.h" /*!< ARM Cortex-M33 processor and core peripherals */
53+
#include "system.h" /*!< R9A07G044L System */
54+
55+
#ifndef __IM /*!< Fallback for older CMSIS versions */
56+
#define __IM __I
57+
#endif
58+
#ifndef __OM /*!< Fallback for older CMSIS versions */
59+
#define __OM __O
60+
#endif
61+
#ifndef __IOM /*!< Fallback for older CMSIS versions */
62+
#define __IOM __IO
63+
#endif
64+
65+
/* ======================================== Start of section using anonymous unions ======================================== */
66+
#if defined(__CC_ARM)
67+
#pragma push
68+
#pragma anon_unions
69+
#elif defined(__ICCARM__)
70+
#pragma language=extended
71+
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
72+
#pragma clang diagnostic push
73+
#pragma clang diagnostic ignored "-Wc11-extensions"
74+
#pragma clang diagnostic ignored "-Wreserved-id-macro"
75+
#pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
76+
#pragma clang diagnostic ignored "-Wnested-anon-types"
77+
#elif defined(__GNUC__)
78+
79+
/* anonymous unions are enabled by default */
80+
#elif defined(__TMS470__)
81+
82+
/* anonymous unions are enabled by default */
83+
#elif defined(__TASKING__)
84+
#pragma warning 586
85+
#elif defined(__CSMC__)
86+
87+
/* anonymous unions are enabled by default */
88+
#else
89+
#warning Not supported compiler type
90+
#endif
91+
92+
/* =========================================================================================================================== */
93+
/* ================ Device Specific Cluster Section ================ */
94+
/* =========================================================================================================================== */
95+
96+
/** @addtogroup Device_Peripheral_clusters
97+
* @{
98+
*/
99+
#include "R9A07G044L/iodefine.h"
100+
101+
/** @} */ /* End of group Device_Peripheral_clusters */
102+
103+
/* ========================================= End of section using anonymous unions =============================== */
104+
#if defined(__CC_ARM)
105+
#pragma pop
106+
#elif defined(__ICCARM__)
107+
108+
/* leave anonymous unions enabled */
109+
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
110+
#pragma clang diagnostic pop
111+
#elif defined(__GNUC__)
112+
113+
/* anonymous unions are enabled by default */
114+
#elif defined(__TMS470__)
115+
116+
/* anonymous unions are enabled by default */
117+
#elif defined(__TASKING__)
118+
#pragma warning restore
119+
#elif defined(__CSMC__)
120+
121+
/* anonymous unions are enabled by default */
122+
#endif
123+
124+
/* =========================================================================================================================== */
125+
/* ================ Pos/Mask Cluster Section ================ */
126+
/* =========================================================================================================================== */
127+
128+
/** @addtogroup PosMask_clusters
129+
* @{
130+
*/
131+
#include "R9A07G044L/iobitmask.h"
132+
133+
/** @} */ /* End of group PosMask_clusters */
134+
135+
#ifdef __cplusplus
136+
}
137+
#endif
138+
139+
#endif /* R9A07G044L_H */
140+
141+
/** @} */ /* End of group R9A07G044L */
142+
143+
/** @} */ /* End of group Renesas */

‎drivers/rz/fsp/src/rzg/bsp/cmsis/Device/RENESAS/Include/R9A07G044L/iobitmask.h

+40
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,40 @@
1+
/*
2+
* Copyright (c) 2020 - 2024 Renesas Electronics Corporation and/or its affiliates
3+
*
4+
* SPDX-License-Identifier: BSD-3-Clause
5+
*/
6+
7+
/**********************************************************************************************************************
8+
* File Name : iobitmask.h
9+
* Version : 1.00
10+
* Description : iobitmask header
11+
*********************************************************************************************************************/
12+
13+
#ifndef __IOBITMASK_HEADER__
14+
#define __IOBITMASK_HEADER__
15+
16+
#include "iobitmasks/adc_c_iobitmask.h"
17+
#include "iobitmasks/cpg_iobitmask.h"
18+
#include "iobitmasks/canfd_iobitmask.h"
19+
#include "iobitmasks/dmac_b_iobitmask.h"
20+
#include "iobitmasks/gpio_iobitmask.h"
21+
#include "iobitmasks/gpt_iobitmask.h"
22+
#include "iobitmasks/gtm_iobitmask.h"
23+
#include "iobitmasks/intc_im33_iobitmask.h"
24+
#include "iobitmasks/mhu_iobitmask.h"
25+
#include "iobitmasks/mtu_iobitmask.h"
26+
#include "iobitmasks/poeg_iobitmask.h"
27+
#include "iobitmasks/riic_iobitmask.h"
28+
#include "iobitmasks/rspi_iobitmask.h"
29+
#include "iobitmasks/scifa_iobitmask.h"
30+
#include "iobitmasks/spibsc_iobitmask.h"
31+
#include "iobitmasks/ssi_iobitmask.h"
32+
#include "iobitmasks/sysc_iobitmask.h"
33+
#include "iobitmasks/tsu_iobitmask.h"
34+
#include "iobitmasks/wdt_iobitmask.h"
35+
36+
#ifdef BSP_OVERRIDE_MASK_HEADER_IOPORT
37+
#include BSP_OVERRIDE_MASK_HEADER_IOPORT
38+
#endif
39+
40+
#endif /* __IOBITMASK_HEADER__ */

0 commit comments

Comments
 (0)