|
40 | 40 | - riscv64-zephyr-elf
|
41 | 41 | - sparc-zephyr-elf
|
42 | 42 | - x86_64-zephyr-elf
|
| 43 | + - xtensa-espressif_esp32_zephyr-elf |
| 44 | + - xtensa-espressif_esp32s2_zephyr-elf |
43 | 45 | - xtensa-intel_apl_adsp_zephyr-elf
|
44 | 46 | - xtensa-intel_bdw_adsp_zephyr-elf
|
45 | 47 | - xtensa-intel_byt_adsp_zephyr-elf
|
@@ -121,6 +123,8 @@ jobs:
|
121 | 123 | riscv64-zephyr-elf) build_target_riscv64_zephyr_elf="y";;
|
122 | 124 | sparc-zephyr-elf) build_target_sparc_zephyr_elf="y";;
|
123 | 125 | x86_64-zephyr-elf) build_target_x86_64_zephyr_elf="y";;
|
| 126 | + xtensa-espressif_esp32_zephyr-elf) build_target_xtensa_espressif_esp32_zephyr_elf="y";; |
| 127 | + xtensa-espressif_esp32s2_zephyr-elf) build_target_xtensa_espressif_esp32s2_zephyr_elf="y";; |
124 | 128 | xtensa-intel_apl_adsp_zephyr-elf) build_target_xtensa_intel_apl_adsp_zephyr_elf="y";;
|
125 | 129 | xtensa-intel_bdw_adsp_zephyr-elf) build_target_xtensa_intel_bdw_adsp_zephyr_elf="y";;
|
126 | 130 | xtensa-intel_byt_adsp_zephyr-elf) build_target_xtensa_intel_byt_adsp_zephyr_elf="y";;
|
@@ -153,6 +157,8 @@ jobs:
|
153 | 157 | build_target_riscv64_zephyr_elf="y"
|
154 | 158 | build_target_sparc_zephyr_elf="y"
|
155 | 159 | build_target_x86_64_zephyr_elf="y"
|
| 160 | + build_target_xtensa_espressif_esp32_zephyr_elf="y" |
| 161 | + build_target_xtensa_espressif_esp32s2_zephyr_elf="y" |
156 | 162 | build_target_xtensa_intel_apl_adsp_zephyr_elf="y"
|
157 | 163 | build_target_xtensa_intel_bdw_adsp_zephyr_elf="y"
|
158 | 164 | build_target_xtensa_intel_byt_adsp_zephyr_elf="y"
|
@@ -227,6 +233,8 @@ jobs:
|
227 | 233 | [ "${build_target_riscv64_zephyr_elf}" == "y" ] && MATRIX_TARGETS+='"riscv64-zephyr-elf",'
|
228 | 234 | [ "${build_target_sparc_zephyr_elf}" == "y" ] && MATRIX_TARGETS+='"sparc-zephyr-elf",'
|
229 | 235 | [ "${build_target_x86_64_zephyr_elf}" == "y" ] && MATRIX_TARGETS+='"x86_64-zephyr-elf",'
|
| 236 | + [ "${build_target_xtensa_espressif_esp32_zephyr_elf}" == "y" ] && MATRIX_TARGETS+='"xtensa-espressif_esp32_zephyr-elf",' |
| 237 | + [ "${build_target_xtensa_espressif_esp32s2_zephyr_elf}" == "y" ] && MATRIX_TARGETS+='"xtensa-espressif_esp32s2_zephyr-elf",' |
230 | 238 | [ "${build_target_xtensa_intel_apl_adsp_zephyr_elf}" == "y" ] && MATRIX_TARGETS+='"xtensa-intel_apl_adsp_zephyr-elf",'
|
231 | 239 | [ "${build_target_xtensa_intel_bdw_adsp_zephyr_elf}" == "y" ] && MATRIX_TARGETS+='"xtensa-intel_bdw_adsp_zephyr-elf",'
|
232 | 240 | [ "${build_target_xtensa_intel_byt_adsp_zephyr_elf}" == "y" ] && MATRIX_TARGETS+='"xtensa-intel_byt_adsp_zephyr-elf",'
|
@@ -1266,6 +1274,12 @@ jobs:
|
1266 | 1274 | PLATFORM_ARGS+="-p qemu_x86 "
|
1267 | 1275 | PLATFORM_ARGS+="-p qemu_x86_64 "
|
1268 | 1276 | ;;
|
| 1277 | + xtensa-espressif_esp32_zephyr-elf) |
| 1278 | + PLATFORM_ARGS+="-p esp32 " |
| 1279 | + ;; |
| 1280 | + xtensa-espressif_esp32s2_zephyr-elf) |
| 1281 | + PLATFORM_ARGS+="-p esp32s2_saola " |
| 1282 | + ;; |
1269 | 1283 | xtensa-intel_apl_adsp_zephyr-elf)
|
1270 | 1284 | PLATFORM_ARGS+="-p intel_adsp_cavs15 "
|
1271 | 1285 | ;;
|
|
0 commit comments