Skip to content

Commit bc2716c

Browse files
committed
Merge remote-tracking branch 'upstream/sycl' into xpti_tests_enable
* upstream/sycl: (36 commits) [SYCL] Add SYCL2020 target::device enumeration value (intel#4587) [SYCL][Doc] Update ITT instrumentation docs (intel#4503) [SYCL][L0] Make all L0 events have device-visibility (intel#4534) [SYCL] Updated Level-Zero backend spec according to SYCL 2020 standard (intel#4560) [SYCL] Add error_code support for SYCL 1.2.1 exception classes (intel#4574) [SYCL][CI] Provide --ci-defaults option for config script (intel#4583) [CI] Switch GitHub Actions to Ubuntu 20.04 (intel#4582) [SYCL][CUDA] Fix context clearing in PiCuda tests (intel#4483) [SYCL] Hide SYCL service kernels (intel#4519) [SYCL][L0] Fix mismatched ZE call count (intel#4559) [SYCL] Remove function pointers extension (intel#4459) [GitHub Actions] Uplift clang version in post-commit validation (intel#4581) [SYCL] Ignore usm prefetch dummy flag (intel#4568) [SYCL][Group algorithms] Add group sorting algorithms implementation (intel#4439) [SYCL] Resolve name clash with a user defined symbol (intel#4570) [clang-offload-wrapper] Do not create .tgtimg section with -emit-reg-funcs=0 (intel#4577) [SYCL][FPGA] Remove deprecated attribute functionality (intel#4532) [SYCL] Remove _class aliases (intel#4465) [SYCL][CUDA][HIP] Report every device in its own platform (intel#4571) [SYCL][L0] make_device shouldn't need platform as an input (intel#4561) ...
2 parents e0ee625 + f710886 commit bc2716c

File tree

144 files changed

+3086
-1545
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

144 files changed

+3086
-1545
lines changed

.github/CODEOWNERS

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -73,10 +73,6 @@ sycl/source/function_pointer.cpp @AlexeySachkov
7373
sycl/include/CL/sycl/half_type.hpp @AlexeySachkov
7474
sycl/source/half_type.cpp @AlexeySachkov
7575

76-
# vec and swizzles
77-
sycl/include/CL/sycl/swizzles.def @turinevgeny
78-
sycl/include/CL/sycl/types.hpp @turinevgeny
79-
8076
# XPTI instrumentation utilities
8177
xpti/ @tovinkere @andykaylor @alexbatashev
8278
xptifw/ @tovinkere @andykaylor @alexbatashev

.github/workflows/linux_post_commit.yml

Lines changed: 6 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@ on:
66
- sycl
77
jobs:
88
check:
9-
runs-on: ubuntu-18.04
9+
runs-on: ubuntu-20.04
1010
if: github.repository == 'intel/llvm'
1111
strategy:
1212
fail-fast: false
@@ -28,12 +28,12 @@ jobs:
2828
;;
2929
SharedLibs)
3030
wget -O - https://apt.llvm.org/llvm-snapshot.gpg.key | sudo apt-key add -
31-
sudo add-apt-repository "deb http://apt.llvm.org/bionic/ llvm-toolchain-bionic-12 main"
31+
sudo add-apt-repository "deb http://apt.llvm.org/focal/ llvm-toolchain-focal-13 main"
3232
sudo apt-get update
33-
sudo apt-get install -y clang-12
33+
sudo apt-get install -y clang-13
3434
export ARGS="--shared-libs"
35-
export CC="clang-12"
36-
export CXX="clang++-12"
35+
export CC="clang-13"
36+
export CXX="clang++-13"
3737
;;
3838
NoAssertions)
3939
export ARGS="--no-assertions"
@@ -42,7 +42,7 @@ jobs:
4242
mkdir -p $GITHUB_WORKSPACE/build
4343
cd $GITHUB_WORKSPACE/build
4444
python3 $GITHUB_WORKSPACE/src/buildbot/configure.py -w $GITHUB_WORKSPACE \
45-
-s $GITHUB_WORKSPACE/src -o $GITHUB_WORKSPACE/build -t Release $ARGS
45+
-s $GITHUB_WORKSPACE/src -o $GITHUB_WORKSPACE/build -t Release --ci-defaults $ARGS
4646
- name: Compile
4747
run: |
4848
python3 $GITHUB_WORKSPACE/src/buildbot/compile.py -w $GITHUB_WORKSPACE \
@@ -79,4 +79,3 @@ jobs:
7979
with:
8080
name: sycl_linux_${{ matrix.config }}
8181
path: llvm_sycl.tar.gz
82-

buildbot/configure.py

Lines changed: 19 additions & 14 deletions
Original file line numberDiff line numberDiff line change
@@ -30,8 +30,8 @@ def do_configure(args):
3030
libclc_gen_remangled_variants = 'OFF'
3131
sycl_build_pi_cuda = 'OFF'
3232
sycl_build_pi_esimd_cpu = 'OFF'
33-
sycl_build_pi_rocm = 'OFF'
34-
sycl_build_pi_rocm_platform = 'AMD'
33+
sycl_build_pi_hip = 'OFF'
34+
sycl_build_pi_hip_platform = 'AMD'
3535
sycl_werror = 'ON'
3636
llvm_enable_assertions = 'ON'
3737
llvm_enable_doxygen = 'OFF'
@@ -40,17 +40,21 @@ def do_configure(args):
4040
llvm_enable_lld = 'OFF'
4141

4242
sycl_enable_xpti_tracing = 'ON'
43-
4443
xpti_enable_werror = 'ON'
4544

45+
if args.ci_defaults:
46+
print("#############################################")
47+
print("# Default CI configuration will be applied. #")
48+
print("#############################################")
49+
4650
# replace not append, so ARM ^ X86
4751
if args.arm:
4852
llvm_targets_to_build = 'ARM;AArch64'
4953

5054
if args.enable_esimd_cpu_emulation:
5155
sycl_build_pi_esimd_cpu = 'ON'
5256

53-
if args.cuda or args.rocm:
57+
if args.cuda or args.hip:
5458
llvm_enable_projects += ';libclc'
5559

5660
if args.cuda:
@@ -59,20 +63,20 @@ def do_configure(args):
5963
libclc_gen_remangled_variants = 'ON'
6064
sycl_build_pi_cuda = 'ON'
6165

62-
if args.rocm:
63-
if args.rocm_platform == 'AMD':
66+
if args.hip:
67+
if args.hip_platform == 'AMD':
6468
llvm_targets_to_build += ';AMDGPU'
6569
libclc_targets_to_build += ';amdgcn--;amdgcn--amdhsa'
6670

67-
# The ROCm plugin for AMD uses lld for linking
71+
# The HIP plugin for AMD uses lld for linking
6872
llvm_enable_projects += ';lld'
69-
elif args.rocm_platform == 'NVIDIA' and not args.cuda:
73+
elif args.hip_platform == 'NVIDIA' and not args.cuda:
7074
llvm_targets_to_build += ';NVPTX'
7175
libclc_targets_to_build += ';nvptx64--;nvptx64--nvidiacl'
7276
libclc_gen_remangled_variants = 'ON'
7377

74-
sycl_build_pi_rocm_platform = args.rocm_platform
75-
sycl_build_pi_rocm = 'ON'
78+
sycl_build_pi_hip_platform = args.hip_platform
79+
sycl_build_pi_hip = 'ON'
7680

7781
if args.no_werror:
7882
sycl_werror = 'OFF'
@@ -110,8 +114,8 @@ def do_configure(args):
110114
"-DLIBCLC_TARGETS_TO_BUILD={}".format(libclc_targets_to_build),
111115
"-DLIBCLC_GENERATE_REMANGLED_VARIANTS={}".format(libclc_gen_remangled_variants),
112116
"-DSYCL_BUILD_PI_CUDA={}".format(sycl_build_pi_cuda),
113-
"-DSYCL_BUILD_PI_ROCM={}".format(sycl_build_pi_rocm),
114-
"-DSYCL_BUILD_PI_ROCM_PLATFORM={}".format(sycl_build_pi_rocm_platform),
117+
"-DSYCL_BUILD_PI_HIP={}".format(sycl_build_pi_hip),
118+
"-DSYCL_BUILD_PI_HIP_PLATFORM={}".format(sycl_build_pi_hip_platform),
115119
"-DLLVM_BUILD_TOOLS=ON",
116120
"-DSYCL_ENABLE_WERROR={}".format(sycl_werror),
117121
"-DCMAKE_INSTALL_PREFIX={}".format(install_dir),
@@ -182,8 +186,8 @@ def main():
182186
parser.add_argument("-t", "--build-type",
183187
metavar="BUILD_TYPE", default="Release", help="build type: Debug, Release")
184188
parser.add_argument("--cuda", action='store_true', help="switch from OpenCL to CUDA")
185-
parser.add_argument("--rocm", action='store_true', help="switch from OpenCL to ROCm")
186-
parser.add_argument("--rocm-platform", type=str, choices=['AMD', 'NVIDIA'], default='AMD', help="choose ROCm backend")
189+
parser.add_argument("--hip", action='store_true', help="switch from OpenCL to HIP")
190+
parser.add_argument("--hip-platform", type=str, choices=['AMD', 'NVIDIA'], default='AMD', help="choose hardware platform for HIP backend")
187191
parser.add_argument("--arm", action='store_true', help="build ARM support rather than x86")
188192
parser.add_argument("--enable-esimd-cpu-emulation", action='store_true', help="build with ESIMD_CPU emulation support")
189193
parser.add_argument("--no-assertions", action='store_true', help="build without assertions")
@@ -197,6 +201,7 @@ def main():
197201
parser.add_argument("--libcxx-library", metavar="LIBCXX_LIBRARY_PATH", help="libcxx library path")
198202
parser.add_argument("--use-lld", action="store_true", help="Use LLD linker for build")
199203
parser.add_argument("--llvm-external-projects", help="Add external projects to build. Add as comma seperated list.")
204+
parser.add_argument("--ci-defaults", action="store_true", help="Enable default CI parameters")
200205
args = parser.parse_args()
201206

202207
print("args:{}".format(args))

buildbot/dependency.conf

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -7,8 +7,8 @@ ocl_cpu_rt_ver_win=2021.12.6.0.19
77
# https://github.com/intel/compute-runtime/releases/tag/21.34.20767
88
ocl_gpu_rt_ver=21.34.20767
99
# Same GPU driver supports Level Zero and OpenCL
10-
# https://downloadmirror.intel.com/646152/igfx_win_100.9805.zip
11-
ocl_gpu_rt_ver_win=30.0.100.9805
10+
# https://downloadmirror.intel.com/648245/igfx_win_100.9864.zip
11+
ocl_gpu_rt_ver_win=30.0.100.9864
1212
intel_sycl_ver=build
1313

1414
# TBB binaries can be built from sources following instructions under
@@ -31,7 +31,7 @@ ocloc_ver_win=27.20.100.9168
3131
cpu_driver_lin=2021.12.6.0.19
3232
cpu_driver_win=2021.12.6.0.19
3333
gpu_driver_lin=21.34.20767
34-
gpu_driver_win=30.0.100.9805
34+
gpu_driver_win=30.0.100.9864
3535
fpga_driver_lin=2021.12.6.0.19
3636
fpga_driver_win=2021.12.6.0.19
3737
# NVidia CUDA driver

0 commit comments

Comments
 (0)