Skip to content

[SYCL][E2E] Temporarily re-enable Basic/fpga_tests/fpga_pipes.cpp #14627

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 3 commits into from
Jul 26, 2024

Conversation

ianayl
Copy link
Contributor

@ianayl ianayl commented Jul 18, 2024

I am unable to recreate #14308, and there is not enough information about when this case flakes. To collect this information, I have:

  • Re-enabled fpga_pipes.cpp
  • Added debug prints

Which would provide more insight when the test fails.

@ianayl ianayl requested a review from a team as a code owner July 18, 2024 14:09
@ianayl ianayl requested a review from bso-intel July 18, 2024 14:09
@ianayl ianayl temporarily deployed to WindowsCILock July 18, 2024 14:13 — with GitHub Actions Inactive
@ianayl ianayl temporarily deployed to WindowsCILock July 18, 2024 15:36 — with GitHub Actions Inactive
@ianayl
Copy link
Contributor Author

ianayl commented Jul 18, 2024

@intel/llvm-gatekeepers This is ready for merging. Thanks again!

@ianayl
Copy link
Contributor Author

ianayl commented Jul 25, 2024

@intel/llvm-gatekeepers Friendly ping, thanks in advance!

@aelovikov-intel aelovikov-intel merged commit 19880a5 into intel:sycl Jul 26, 2024
14 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants