Skip to content

[CODEOWNERS] Add code owners for DPC++ tools #2884

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 5 commits into from
Dec 15, 2020
Merged

Conversation

bader
Copy link
Contributor

@bader bader commented Dec 10, 2020

Assign code owners for file-table-tform, llvm-foreach, llvm-no-spir-kernel tools and ESIMD implementation.

Add more comments and co-locate related components.

Assign code owners for file-table-tform, llvm-foreach and
llvm-no-spir-kernel tools.

Add more comments and co-locate related components.
AlexeySachkov
AlexeySachkov previously approved these changes Dec 10, 2020
Co-authored-by: Mariya Podchishchaeva <[email protected]>
Fznamznon
Fznamznon previously approved these changes Dec 10, 2020
Co-authored-by: Artem Gindinson <[email protected]>
AGindinson
AGindinson previously approved these changes Dec 10, 2020
@romanovvlad
Copy link
Contributor

@kbobrovs @AlexeySachkov @Fznamznon @AGindinson
Could you please [re]approve?

Copy link
Contributor

@kbobrovs kbobrovs left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I approve lines where I'm the owner. One note:

llvm/tools/llvm-no-spir-kernel/ @AGindinson @AlexeySachkov

we may want to include fpga folks here as well

@bader bader merged commit 3d0caf2 into intel:sycl Dec 15, 2020
@bader bader deleted the codeowners branch December 15, 2020 19:27
alexbatashev pushed a commit to alexbatashev/llvm that referenced this pull request Dec 21, 2020
* upstream/sycl: (616 commits)
  [SYCL][L0] Implement robust error handling in level_zero plugin (intel#2870)
  [SYCL][NFC] Code clean up (phase 5) revealed by self build. (intel#2907)
  [Driver][NFC] Remove unused variable (intel#2908)
  [Github Action] Enable automatic sync for main branch from llvm-project to llvm (intel#2904)
  [ESIMD][NFC] Remove unnecessary macro checks (intel#2900)
  [SYCL] Fix handling of multiple usages of composite spec constants (intel#2894)
  [SYCL] Adjust parallel-for range global size to improve group size selection (intel#2703)
  [SYCL] Add template parameter support for no_global_work_offset attribute (intel#2839)
  [SYCL] Support LLVM FP intrinsic in llvm-spirv and FE (intel#2880)
  [SYCL]Link Libm FP64 SYCL device library by default (intel#2892)
  [SYCL][NFC] Code clean up (phase 4) revealed by self build. (intel#2878)
  [SYCL][NFC] Code clean up (phase 3) revealed by self build. (intel#2865)
  [SYCL] Fix backend selection for SYCL_DEVICE_TYPE=* (intel#2890)
  [SYCL] Fix spec constants support in integration header (intel#2896)
  [Driver] Update unbundling of offload libraries to use archive type (intel#2883)
  [SYCL][NFC] Clang format SYCL.cpp (intel#2891)
  [CODEOWNERS] Add code owners for DPC++ tools (intel#2884)
  [XPTIFW] Enable in-tree builds (intel#2849)
  [SYCL] Don't dump IR and dot files by default in the LowerWGScope pass (intel#2887)
  [SYCL] Use llvm-link's only-needed option to link device libs (intel#2783)
  ...
jsji pushed a commit that referenced this pull request Dec 14, 2024
If there is no `OpDecorate .. MaxByteOffset` in the input, see if
there is an `OpDecorateId .. MaxByteOffsetId` and take the value for
the LLVM `dereferenceable` attribute from the referenced constant
instead.

Once `MaxByteOffsetId` has been translated to LLVM IR, it is
indistinguishable from a (non-ID) `MaxByteOffset` decoration.

Original commit:
KhronosGroup/SPIRV-LLVM-Translator@0332a1e50c3b878
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

6 participants