-
Notifications
You must be signed in to change notification settings - Fork 10
Instructions Implementation progress
Cupertino Miranda edited this page Nov 18, 2020
·
1 revision
The content of this table is originated from the ISA DB framework.
Most of instruction implementations are auto generated from the ISA DB framework. The Kernel classed instructions and a few others like MPY+ instructions are implemented directly in QEmu and are listed in the table by hand.
Class | Mnemonic | Implemented |
---|---|---|
ARITH | 62.00% | |
ABS | Yes | |
ABS_S | Yes | |
ABSS | No | |
ADC | Yes | |
ADD | Yes | |
ADD_S | Yes | |
ADD1 | Yes | |
ADD1_S | Yes | |
ADD2 | Yes | |
ADD2_S | Yes | |
ADD3 | Yes | |
ADD3_S | Yes | |
ADDS | No | |
ASLS | No | |
ASR16 | Yes | |
ASR8 | Yes | |
ASRS | No | |
BIC | Yes | |
BIC_S | Yes | |
CMP | Yes | |
CMP_S | Yes | |
DIV | Yes | |
DIVU | Yes | |
DMACH | No | |
DMACHU | No | |
DMACWH | No | |
DMACWHU | No | |
DMPYH | No | |
DMPYHU | No | |
DMPYWH | No | |
DMPYWHU | No | |
EXTB | Yes | |
EXTB_S | Yes | |
EXTH | Yes | |
EXTH_S | Yes | |
FFS | Yes | |
FLS | Yes | |
LSL16 | Yes | |
LSL8 | Yes | |
LSR16 | Yes | |
LSR8 | Yes | |
MAC | Yes | |
MACD | Yes | |
MACDF | No | |
MACDU | Yes | |
MACU | Yes | |
MAX | Yes | |
MIN | Yes | |
MPY | Yes | |
MPY_S | Yes | |
MPYD | Planned | |
MPYDF | No | |
MPYDU | Planned | |
MPYH | No | |
MPYHU | No | |
MPYQB | No | |
MPYM | Yes | |
MPYMU | Yes | |
MPYU | Yes | |
MPYUW | Yes | |
MPYUW_S | Yes | |
MPYW | Yes | |
MPYW_S | Yes | |
NEG | Yes | |
NEG_S | Yes | |
NEGS | No | |
NEGSW | No | |
NORM | Yes | |
NORMH | Yes | |
QMACH | No | |
QMACHU | No | |
QMPYH | No | |
QMPYHU | No | |
RCMP | Yes | |
REM | Yes | |
REMU | Yes | |
RND16 | No | |
RSUB | Yes | |
SAT16 | No | |
SBC | Yes | |
SEXB | Yes | |
SEXB_S | Yes | |
SEXW | Yes | |
SEXW_S | Yes | |
SUB | Yes | |
SUB_S | Yes | |
SUB1 | Yes | |
SUB2 | Yes | |
SUB3 | Yes | |
SUBS | No | |
SUBSDW | No | |
SWAP | Yes | |
SWAPE | Yes | |
VADD2 | Planned | |
VADD2H | Planned | |
VADD4H | Planned | |
VADDSUB | Planned | |
VADDSUB2H | Planned | |
VADDSUB4H | Planned | |
VMPY2H | No | |
VMPY2HU | No | |
VSUB2 | No | |
VSUB2H | No | |
VSUB4H | No | |
VSUBADD | No | |
VSUBADD2H | No | |
VSUBADD4H | No | |
XBFU | Yes | |
DSP | 0.00% | |
ABSSH | No | |
ASLACC | No | |
ASLSACC | No | |
ASLDW | No | |
ASLSDW | No | |
ASRDW | No | |
ASRSR | No | |
ASRSDW | No | |
CBFLYHF0R | No | |
CBFLYHF1R | No | |
CMACCHFR | No | |
CMACCHNFR | No | |
CMACHFR | No | |
CMACHNFR | No | |
CMACRDW | No | |
CMPYCHFR | No | |
CMPYCHNFR | No | |
CMPYHFMR | No | |
CMPYHFR | No | |
CMPYHNFR | No | |
CRC | No | |
DIVACC | No | |
DMACHBL | No | |
DMACHBM | No | |
DMACHF | No | |
DMACHFR | No | |
DMACPF | No | |
DMPYHBL | No | |
DMPYHBM | No | |
DMPYHF | No | |
DMPYHFR | No | |
DMPYHWF | No | |
DMULPF | No | |
FBFDW | No | |
FLAGACC | No | |
GETACC | No | |
LSRDW | No | |
MACDW | No | |
MACF | No | |
MACFLW | No | |
MACFR | No | |
MACHFLW | No | |
MACHLW | No | |
MACHULW | No | |
MACLW | No | |
MACRDW | No | |
MACRT | No | |
MACT | No | |
MACUDW | No | |
MACWHFM | No | |
MACWHFMR | No | |
MACWHL | No | |
MACWHUL | No | |
MAXABSSDW | No | |
MAXIDL | No | |
MINIDL | No | |
MPYF | No | |
MPYFR | No | |
MPYWHFL | No | |
MPYWHFLR | No | |
MPYWHFM | No | |
MPYWHFMR | No | |
MPYWHL | No | |
MPYWHUL | No | |
MSUBDF | No | |
MSUBDW | No | |
MSUBF | No | |
MSUBFR | No | |
MSUBT | No | |
MULDW | No | |
MULFLW | No | |
MULHFLW | No | |
MULHLW | No | |
MULLW | No | |
MULRDW | No | |
MULRT | No | |
MULT | No | |
MULUDW | No | |
MULULW | No | |
MULUT | No | |
NEGSH | No | |
NORMACC | No | |
RNDH | No | |
SATH | No | |
SETACC | No | |
SQRTACC | No | |
VABS2H | No | |
VABSS2H | No | |
VADD4B | No | |
VADDS2H | No | |
VADDSUBS2H | No | |
VALGN2H | No | |
VASL2H | No | |
VASLS2H | No | |
VASR2H | No | |
VASRS2H | No | |
VASRSR2H | No | |
VEXT2BHL | No | |
VEXT2BHM | No | |
VBFDW | No | |
VLSR2H | No | |
VMAC2H | No | |
VMAC2HF | No | |
VMAC2HFR | No | |
VMAC2HNFR | No | |
VMAC2HU | No | |
VMPY2H | No | |
VMPY2HF | No | |
VMPY2HFR | No | |
VMPY2HU | No | |
VMPY2HWF | No | |
VMAX2H | No | |
VMIN2H | No | |
VMSUB2HF | No | |
VMSUB2HFR | No | |
VMSUB2HNFR | No | |
VNEG2H | No | |
VNEGS2H | No | |
VNORM2H | No | |
VREP2HL | No | |
VREP2HM | No | |
VSEXT2BHL | No | |
VSEXT2BHM | No | |
VSUB4B | No | |
VSUBADDS2H | No | |
VSUBS2H | No | |
AUXREG | 100.0% | |
AEX | Yes | |
LR | Yes | |
SR | Yes | |
LOGICAL | 100.00% | |
AND | Yes | |
AND_S | Yes | |
ASL | Yes | |
ASL_S | Yes | |
ASR | Yes | |
ASR_S | Yes | |
BCLR | Yes | |
BCLR_S | Yes | |
BMSK | Yes | |
BMSK_S | Yes | |
BMSKN | Yes | |
BSET | Yes | |
BSET_S | Yes | |
BTST | Yes | |
BTST_S | Yes | |
BXOR | Yes | |
LSR | Yes | |
LSR_S | Yes | |
NOT | Yes | |
NOT_S | Yes | |
OR | Yes | |
OR_S | Yes | |
RLC | Yes | |
ROL | Yes | |
ROL8 | Yes | |
ROR | Yes | |
ROR8 | Yes | |
RRC | Yes | |
SETEQ | Yes | |
SETNE | Yes | |
SETLT | Yes | |
SETGE | Yes | |
SETLO | Yes | |
SETHS | Yes | |
SETLE | Yes | |
SETGT | Yes | |
TST | Yes | |
TST_S | Yes | |
XOR | Yes | |
XOR_S | Yes | |
BRANCH | 100.0% | |
BBIT0 | Yes | |
BBIT1 | Yes | |
B | Yes | |
BEQ_S | Yes | |
BNE_S | Yes | |
BGT_S | Yes | |
BGE_S | Yes | |
BLT_S | Yes | |
BLE_S | Yes | |
BHI_S | Yes | |
BHS_S | Yes | |
BLO_S | Yes | |
BLS_S | Yes | |
B_S | Yes | |
BI | Yes | |
BIH | Yes | |
BL | Yes | |
BL_S | Yes | |
BREQ | Yes | |
BRNE | Yes | |
BRLT | Yes | |
BRGE | Yes | |
BRLO | Yes | |
BRHS | Yes | |
BRNE_S | Yes | |
BREQ_S | Yes | |
LP | Yes | |
KERNEL | 72.72% | |
BRK | Yes | |
BRK_S | Yes | |
RTIE | Yes | |
SLEEP | Yes | |
SWI | Yes | |
SWI_S | Yes | |
TRAP0 | Yes | |
TRAP_S | Yes | |
UNIMP_S | No | |
WEVT | No | |
WLFC | No | |
CONTROL | 70.00% | |
CLRI | Yes | |
DMB | Yes | |
DSYNC | No | |
FLAG | Yes | |
KFLAG | Yes | |
NOP | Yes | |
NOP_S | Yes | |
RTSC | No | |
SETI | Yes | |
SYNC | No | |
FLOAT | 0.00% | |
DADDH11 | No | |
DADDH12 | No | |
DADDH21 | No | |
DADDH22 | No | |
DEXCL1 | No | |
DEXCL2 | No | |
DMULH11 | No | |
DMULH12 | No | |
DMULH21 | No | |
DMULH22 | No | |
DRSUBH11 | No | |
DRSUBH12 | No | |
DRSUBH21 | No | |
DRSUBH22 | No | |
DSUBH11 | No | |
DSUBH12 | No | |
DSUBH21 | No | |
DSUBH22 | No | |
FADD | No | |
FCVT32 | No | |
FCVT32_64 | No | |
FCVT64 | No | |
FCVT64_32 | No | |
FDADD | No | |
FDCMP | No | |
FDCMPF | No | |
FDDIV | No | |
FDMADD | No | |
FDMSUB | No | |
FDMUL | No | |
FDSQRT | No | |
FDSUB | No | |
FMUL | No | |
FSADD | No | |
FSCMP | No | |
FSCMPF | No | |
FSDIV | No | |
FSMADD | No | |
FSMSUB | No | |
FSMUL | No | |
FSSQRT | No | |
FSSUB | No | |
FSUB | No | |
JUMP | 75.00% | |
EI_S | No | |
J | Yes | |
J_S | Yes | |
JEQ_S | Yes | |
JNE_S | Yes | |
JL | Yes | |
JL_S | Yes | |
JLI_S | No | |
MEMORY | 89.00% | |
ENTER_S | Yes | |
EX | Yes | |
LD | Yes | |
LD_S | Yes | |
LDB_S | Yes | |
LDW_S | Yes | |
LDD | Yes | |
LDI | No | |
LDI_S | No | |
LEAVE_S | Yes | |
LLOCK | Yes | |
LLOCKD | Yes | |
MOV | Yes | |
MOV_S | Yes | |
POP_S | Yes | |
PREALLOC | Yes | |
PREFETCH | Yes | |
PREFETCHL2 | No | |
PREFETCHW | Yes | |
PUSH_S | Yes | |
SCOND | Yes | |
SCONDD | Yes | |
ST | Yes | |
ST_S | Yes | |
STB_S | Yes | |
STW_S | Yes | |
STD | Yes |