stm32h5 run application in external flash memory XIP #88579
Draft
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
west build -b stm32h573i_dk samples/application_development/code_relocation_nocopy/ |
|
west build -p -b stm32h573i_dk samples/boards/st/hello_world_xip/ --sysbuild -- -DSB_CONFIG_BOOTLOADER_MCUBOOT=y requires mcu-tools/mcuboot#2154
|
FRASTM
force-pushed
the
stm32h5_xip
branch
3 times, most recently
from
0eed22a to
0a25f40
Compare
|
Define larger partition in the external NOR flash (consequently adjusting the SECTOR size for the mcu boot) |
FRASTM
force-pushed
the
stm32h5_xip
branch
2 times, most recently
from
c3998c8 to
d0126b3
Compare
|
CI failure "invalid length for memory region EXTFLASH" given by the samples/application_development/code_relocation_nocopy/linker_arm_nocopy.ld map giving : EXTFLASH 0x0000000090000000 0xffffffffffffffff xr Build operation displays wrong extflash too: compared to when It looks like the DT_INST_REG_SIZE does not exist for the st,stm32-xspi-nor compat (DT_INST_REG_ADDR exists) --> see issue #88404 |
|
See #88392 for a fix. |
FRASTM
force-pushed
the
stm32h5_xip
branch
3 times, most recently
from
9bb0775 to
9d2579a
Compare
This PR adds the size in Bits of the flash nor memory for the st,stm32-xspi-nor compatible Signed-off-by: Francois Ramu <[email protected]>
FRASTM
force-pushed
the
stm32h5_xip
branch
3 times, most recently
from
16878f8 to
048cb76
Compare
This PR adds the size in Bits of the PSRAM memory for the st,stm32-xspi-psram compatible Signed-off-by: Francois Ramu <[email protected]>
The st,stm32-xspi compatible is defining the reg property with the register address and size at first index followed by the external memory base address and max allocated size. For the stm32N6 serie, xspi1 is addressing max 256 MBytes from 0x90000000 xspi2 is addressing max 256 MBytes from 0x70000000 Signed-off-by: Francois Ramu <[email protected]>
The st,stm32-xspi compatible is defining the reg property with the register address and size at first index followed by the external memory base address and max allocated xspi1 is addressing max 256 MBytes from 0x90000000 Signed-off-by: Francois Ramu <[email protected]>
New property of the st,stm32-xspi-nor compatible gives the external NOR flash in bits. The property of the st,stm32-xspi compatible gives the external NOR flash base address Signed-off-by: Francois Ramu <[email protected]>
New property of the st,stm32-xspi-psram compatible gives the external PSRAM memory in bits. The property of the st,stm32-xspi compatible gives the external PSRAM memory base address Signed-off-by: Francois Ramu <[email protected]>
This PR defines the "st,stm32-xspi-nor" compatible Node and the "st,stm32-xspi-psram" compatible Node in conformance to the DTS specifications Includes the size property (in Bits) of the external memory device Signed-off-by: Francois Ramu <[email protected]>
This PR defines the "st,stm32-xspi-nor" compatible Node in conformance to the DTS specifications Includes the size property (in Bits) of the external NOR device Signed-off-by: Francois Ramu <[email protected]>
In case of the st,stm32-xspi-nor compatible new property and node definitions will requires new macro to get the external NOR flash base address and size Signed-off-by: Francois Ramu <[email protected]>
Change to apply on the DTS of STM32 soc and boards with xSPI nodes Signed-off-by: Francois Ramu <[email protected]>
Add the clock domain configuration for the xspi nodes Where the DTS defines main clock and peripheral clock sel plus a XSPIM clock Signed-off-by: Francois Ramu <[email protected]>
Do not disable the pll clock if it source the xspi and if the external flash is executing in Place. On mcuboot reset, the code is executed on the external flash through the xspi. It must not disable its own clock source. Signed-off-by: Francois Ramu <[email protected]>
Add the XSPI 2 which is an octoSPI connection to a octo NOR flash mx25lm51245 on the stm32h573i_dk disco kit Define the partition on the 64MBytes space of the external flash Use the STM32Cube programmer to flash with the corresponding external loader for XiP mode. Removing usb_device will avoid test feature for that board. Signed-off-by: Francois Ramu <[email protected]>
Samples to demonstrate the XiP mode when using an external NOR flash in MemoryMapped mode Defines the partition for the external memory of the stm32H5 disco Signed-off-by: Francois Ramu <[email protected]>
|
set the DNM mabel until the #88646 is merged |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
the stm32h5 disco kit board can run an application in external flash
Requires the #88646 which removes the warning in the DTC
With this PR it enable the memorymapped mode on the external flash memory so that XIP is possible on the external NOR octoflash
Two samples are running in XIP on the external flash
samples/application_development/code_relocation_nocopy/
samples/boards/st/hello_world_xip/ built with mcu boot mcu-tools/mcuboot#2154
Fixes #87531
This PR is a subset of the #88052